Efficient input/output-aware multi-processor virtual machine scheduling
AssigneeMicrosoft Technology Licensing, LLC
InventorTHOMAS FAHRIG
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicrosoft Technology Licensing, LLC
InventorTHOMAS FAHRIG
Estimating the term…
Computerized methods, computer systems, and computer-readable media for governing how virtual processors are scheduled to particular logical processors are provided. A scheduler is employed to balance a CPU-intensive workload imposed by virtual machines, each having a plurality of virtual processors supported by a root partition, across various logical processors that are running threads and input/output (I/O) operations in parallel. Upon measuring a frequency of the I/O operations performed by a logical processor that is mapped to the root partition, a hardware-interrupt rate is calculated as a function of the frequency. The hardware-interrupt rate is compared against a predetermined threshold rate to determine a level of an I/O-intensive workload being presently carried out by the logical processor. When the hardware-interrupt rate surpasses the predetermined threshold rate, the scheduler refrains from allocating time slices on the logical processor to the virtual machines.
One or more computer-readable media having computer-executable instructions embodied thereon that, when executed, perform a method for excluding one or more virtual processors from being scheduled to a logical processor, the method comprising:
A computer system for disallowing a plurality of logical processors from being scheduled to a particular logical processor as a function of usage thereof, the computer system comprising:
A computerized method for arresting allocation of a logical processor to one or more virtual processors, the method comprising:
Dependencies are inferred from the claim text.