Leakage Resistant RRAM/MIM Structure
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsMing Chyi Liu, Yuan-Tai Tseng, Shih-Chang Liu, Chia-Shiung Tsai
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsMing Chyi Liu, Yuan-Tai Tseng, Shih-Chang Liu, Chia-Shiung Tsai
Estimating the term…
An integrated circuit device includes a resistive random access memory (RRAM) cell or a MIM capacitor cell having a dielectric layer, a top conductive layer, and a bottom conductive layer. The dielectric layer includes a peripheral region adjacent an edge of the dielectric layer and a central region surrounded by the peripheral region. The top conductive layer abuts and is above dielectric layer. The bottom conductive layer abuts and is below the dielectric layer in the central region, but does not abut the dielectric layer the peripheral region of the cell. Abutment can be prevented by either an additional dielectric layer between the bottom conductive layer and the dielectric layer that is exclusively in the peripheral region or by cutting of the bottom electrode layer short of the peripheral region. Damage or contamination at the edge of the dielectric layer does not result in leakage currents.
An integrated circuit device, comprising:
(canceled)
(canceled)
An integrated circuit device, comprising:
(canceled)
(canceled)
(canceled)
(canceled)
(canceled)
(canceled)
(canceled)
(canceled)
A metal-insulator-metal device, comprising:
Dependencies are inferred from the claim text.