Back to results
US 2015/0311271 A1Published application
Landside embedded inductor for fanout packaging
AssigneeQUALCOMM Incorporated
InventorsMete ERTURK, Ravindra Vaman SHENOY, Kwan-yu LAI, Donald William KIDWELL, JR., Jitae KIM, Jon Bradley LASITER
Life of this patent
Estimating the term…
Abstract
One or more high-inductance, high-quality factor (Q) three-dimensional inductors, for example, solenoid or toroid inductors with small form factors, are provided in an integrated circuit package, such as an integrated fanout package.
Claims20
A device, comprising:
- an interconnect layer having a first surface and a second surface opposite each other;
- one or more dies on the first surface of the interconnect layer;
- one or more balls on the second surface of the interconnect layer, said one or more balls each having a height perpendicular to the second surface of the interconnect layer and one or more outer surfaces, the outer surfaces of at least some of said one or more balls and the second surface of the interconnect layer forming a landside region;
- and
- one or more three-dimensional inductors comprising one or more solenoids occupying at least a portion of the height of said one or more balls and one or more magnets within the landside region.
2 more elements
A device, comprising:
- an interconnect layer having a first surface and a second surface opposite each other;
- one or more dies on the first surface of the interconnect layer;
- one or more balls on the second surface of the interconnect layer, said one or more balls each having a height perpendicular to the second surface of the interconnect layer and one or more outer surfaces, the outer surfaces of at least some of said one or more balls and the second surface of the interconnect layer forming a landside region;
- and
- one or more three-dimensional inductors comprising one or more toroids occupying at least a portion of the height of said one or more balls and one or more magnets within the landside region.
2 more elements
A method of making an integrated circuit package, comprising the steps of:
- forming a first patterned conductive layer on a panel;
- forming a first dielectric layer on the first patterned conductive layer;
- forming a magnet on the first dielectric layer;
- forming a second dielectric layer on the magnet;
- and
- forming a second patterned conductive layer on the second dielectric layer, wherein the first patterned conductive layer, the second patterned conductive layer and the magnet together constitute at least a portion of a three-dimensional inductor.
3 more elements
Dependencies are inferred from the claim text.