Back to results
US 2015/0310762 A1Published application
Methods, systems, and apparatuses to convey chorded input
AssigneeGeorgia Tech Research Corporation
InventorsCaitlyn Seim, Thad Eugene Starner
Life of this patent
Estimating the term…
Abstract
Disclosed herein are methods, systems, computer readable media, and apparatuses for conveying chorded input to a user. Chorded input can be conveyed by one or more sequences of stimulation events, wherein each sequence represents a particular chorded input.
Claims20
A method of conveying a chorded input comprising:
- generating, by a processor in electrical communication with a plurality of actuators and an output device, a plurality of stimulation sequences, each stimulation sequence comprising instructions for activating one or more of the plurality of actuators in a particular sequential order;
- responsive to executing a first stimulation sequence, generating, by the processor, a first plurality of stimulation sequence signals configured to cause a first plurality of activations in which one or more of the plurality of actuators activate in a first sequential order, wherein each of the first plurality of activations is a discrete stimulation event;
- responsive to the plurality of actuators activating in the first stimulation order, generating, by the processor, an output signal to cause a perceptible indication by the output device;
- and
- responsive to executing a second stimulation sequence, generating, by the processor, a second plurality of stimulation sequence signals configured to cause a second plurality of activations in which one or more of the plurality of actuators activate in a second sequential order, wherein each of the second plurality of activations is a discrete stimulation event.
2 more elements
A non-transitory computer-readable medium that stores instructions that, when executed by at least one processor, causes the at least one processor to perform a method comprising:
- generating, by a processor in electrical communication with a plurality of actuators and an output device, a plurality of stimulation sequences, each stimulation sequence comprising instructions for activating one or more of the plurality of actuators in a particular sequential order;
- responsive to executing a first stimulation sequence, generating, by the processor, a first plurality of stimulation sequence signals configured to cause a first plurality of activations in which one or more of the plurality of actuators activate in a first sequential order, wherein each of the first plurality of activations is a discrete stimulation event;
- responsive to the plurality of actuators activating in the first sequential order, generating, by the processor, an output signal to cause a perceptible indication by the output device;
- and
- responsive to executing a second stimulation sequence, generating, by the processor, a second plurality of stimulation sequence signals configured to cause a second plurality of activations in which one or more of the plurality of actuators activate in a second sequential order, wherein each of the second plurality of activations is a discrete stimulation event.
2 more elements
A system comprising:
- at least one memory operatively coupled to at least one processor and configured for storing data and instructions that, when executed by the at least one processor, cause the system to:
- generate, by a processor in electrical communication with a plurality of actuators and an output device, a plurality of stimulation sequences, each stimulation sequence comprising instructions for activating one or more of the plurality of actuators in a particular sequential order;
- responsive to executing a first stimulation sequence, generate, by the processor, a first plurality of stimulation sequence signals configured to cause a first plurality of activations in which one or more of the plurality of actuators activate in a first sequential order, wherein each of the first plurality of activations is a discrete stimulation event;
- responsive to the plurality of actuators activating in the first sequential order, generate, by the processor, an output signal to cause a perceptible indication by the output device;
- and
- responsive to executing a second stimulation sequence, generate, by the processor, a second plurality of stimulation sequence signals configured to cause a second plurality of activations in which one or more of the plurality of actuators activate in a second sequential order, wherein each of the second plurality of activations is a discrete stimulation event.
3 more elements
Dependencies are inferred from the claim text.