Back to results
US 2015/0309926 A1Published application
Flexible wear management for non-volatile memory
AssigneeIntel Corporation
InventorsPrashant S. Damle, Robert W. Faber, Ningde Xie
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
AssigneeIntel Corporation
InventorsPrashant S. Damle, Robert W. Faber, Ningde Xie
Estimating the term…
Systems and methods of memory cell wear management that can achieve a more uniform distribution of write cycles across a memory cell address space. The systems and methods allow physical addresses of memory cells subjected to a high number of write cycles to be swapped with physical addresses of memory cells subjected to a lower number of write cycles. The physical address of a group of memory cells is a “hot address” if the write cycle count for that memory cell group exceeds a specified threshold. If the write cycle count for a group of memory cells does not exceed the specified threshold, then the physical address of that memory cell group is a “cold address”. The systems and methods allow the specified threshold of write cycle counts to be dynamically incremented to assure that cold addresses are available for swapping with hot addresses in the memory cell address space.
A method of performing memory cell wear management in a computer system, comprising:
An apparatus for performing memory cell wear management, comprising:
A method of performing memory cell wear management in a computer system, comprising:
Dependencies are inferred from the claim text.