Throttling Command Execution in Non-Volatile Memory Systems Based on Power Usage
AssigneeSanDisk Enterprise IP LLC
InventorsRobert W. Ellis, James M. Higgins, Mark Dancho
Life of this patent
Estimating the term…
Abstract
A method of operation in a non-volatile memory system for deferring, in accordance with a determination to reduce power consumption by the non-volatile memory system, execution of commands in a command queue corresponding to a distinct set of non-volatile memory devices during a respective wait period. In some implementations, the respective wait period for a first distinct set of non-volatile memory devices in at least two distinct sets is at least partially non-overlapping with the respective wait period for a second distinct set of non-volatile memory devices in the at least two distinct sets.
Claims21
A method of operation in a non-volatile memory system, comprising:
- in accordance with a determination to reduce power consumption by the non-volatile memory system, the non-volatile memory system including a plurality of distinct sets of non-volatile memory devices:
- for each of at least two distinct sets of the plurality of distinct sets of non-volatile memory devices, deferring execution of commands in a command queue corresponding to the distinct set of non-volatile memory devices during a respective wait period;
- wherein the respective wait period for a first distinct set of non-volatile memory devices in the at least two distinct sets is at least partially non-overlapping with the respective wait period for a second distinct set of non-volatile memory devices in the at least two distinct sets.
A memory system, comprising:
- a plurality of distinct sets of non-volatile memory devices;
- execution deferral means, for each of at least two distinct sets of the plurality of distinct sets of non-volatile memory devices, for deferring execution of commands in a command queue corresponding to the distinct set of non-volatile memory devices during a respective wait period;
- and
- means for enabling the execution deferral means in accordance with a determination to reduce power consumption by the memory system;
- wherein the respective wait period for a first distinct set of non-volatile memory devices in the at least two distinct sets is at least partially non-overlapping with the respective wait period for a second distinct set of non-volatile memory devices in the at least two distinct sets.
A memory system, comprising:
- a plurality of distinct sets of non-volatile memory devices;
- a plurality of channel controllers, each channel controller corresponding to a respective set of the plurality of distinct sets of non-volatile memory devices, each channel controller configured to defer execution of commands in a command queue corresponding to the distinct set of non-volatile memory devices during a respective wait period;
- and
- apparatus for determining the wait period for each of the plurality of distinct sets of non-volatile memory devices, wherein the respective wait period for a first distinct set of non-volatile memory devices in the at least two distinct sets is at least partially non-overlapping with the respective wait period for a second distinct set of non-volatile memory devices in the at least two distinct sets.
Dependencies are inferred from the claim text.