Memory system and method for controlling a nonvolatile semiconductor memory
AssigneeKabushiki Kaisha Toshiba
InventorsJunji YANO, Kosuke HATSUDA, Hidenori MATSUZAKI, Wataru OKAMOTO
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsJunji YANO, Kosuke HATSUDA, Hidenori MATSUZAKI, Wataru OKAMOTO
Estimating the term…
A memory system includes a nonvolatile semiconductor memory having blocks, the block being data erasing unit; and a controller configured to execute; an update processing for; writing superseding data in a block, the superseding data being treated as valid data; and invalidating superseded data having the same logical address as the superseding data, the superseded data being treated as invalid data; and a compaction processing for; retrieving blocks having invalid data using a management table, the management table managing blocks in a linked list format for each number of valid data included in the block; selecting a compaction source block having at least one valid data from the retrieved blocks; copying a plurality of valid data included in the compaction source blocks into a compaction target block; invalidating the plurality of valid data in the compaction source blocks; and releasing the compaction source blocks in which all data are invalidated.
1-20. (canceled)
A memory system comprising:
A compaction method comprising:
A memory system comprising:
Dependencies are inferred from the claim text.