Converter
AssigneeTrigence Semiconductor, Inc.
InventorsAkira YASUDA, Jun-ichi OKAMURA
Life of this patent
Estimating the term…
Abstract
Provided is a data converter which is provided with a clock signal input part which inputs a clock signal, and an input part which inputs an input signal, a sampling part which, in response to the clock signal input to the clock signal input part, performs sampling of the input signal input to the input part, and a signal processing part which performs signal processing according to the sampling cycle and outputs an output signal, wherein when the cycle of the clock signal input to the clock signal input part becomes longer, the output signals output by the signal processing part are reduced.
Claims20
A data converter comprising:
- a clock signal input part inputting a clock signal;
- an input part inputting an input signal;
- a sampling part performing sampling of the input signal input to the input part in response to the clock signal input to the clock signal input part;
- and
- a signal processing part performing signal processing according to a sampling cycle and outputs an output signal, and in case of the cycle of the clock signal input to the clock signal input part becoming longer, the output signal output by the signal processing part being reduced.
A data converter comprising:
- a clock signal input part inputting a clock signal having a cycle which dynamically changes;
- an input part inputting an input signal;
- a cycle detection part detecting a cycle of a clock signal input to the clock signal input part;
- and
- a signal processing part performing signal processing of an input signal input to the input part according to a cycle of a clock signal detected by the cycle detection part and outputs an output signal.
A data converter comprising:
- an input part inputting an input signal:
- an integrator integrating a signal output by the input part:
- a quantizer quantizing a signal output by the integrator:
- and a sampler sampling an output of the quantizer in response to a clock signal having a variable cycle:
- wherein
- the input part includes a subtractor performing subtracting process and outputting an output of the sampler from the input signal.
A data converter comprising:
- an input part inputting an input signal:
- a loop filter inputting a signal output by the input part:
- a quantizer quantizing a signal output by the loop filter;
- and
- a sampler sampling an output of the quantizer in response to a clock signal having a variable cycle;
- wherein
- the input part includes a subtractor performing subtracting process and outputting an output of the sampler from an input signal and performing outputting.
A data converter comprising:
- a clock signal input part inputting a clock signal;
- an input part inputting an input signal;
- a sampling part which performing a sampling of an input signal input to the input part in response to a clock signal input to the clock signal input part:
- a signal processing part which performs signal processing according to a cycle of the sampling and outputs an output signal;
- and
- a driver which drives an actuator according to an output signal output by the signal processing part;
- wherein
- when a cycle of a clock signal input to the clock signal input part becomes longer, an output signal output by the signal processing part is smaller.
Dependencies are inferred from the claim text.