Back to results
US 2015/0088437 A1Published application
Memory Interface With Integrated Tester
AssigneeCavium, Inc.
InventorDavid Lin
Life of this patent
Estimating the term…
Abstract
In an embodiment, a memory interface includes integrated circuitry to verify the integrity of the memory interface. The circuitry propagates a test pattern through different paths of the memory interface, and checks the result against a reference value to determine whether the components of the paths are operating within an acceptable tolerance. The memory interface can also communicate with ATE to initiate such tests and return the results to the ATE.
Claims26
A circuit comprising:
- a data line having a transmit channel and a receive channel connected in parallel to a data pin, the transmit channel including a transmit amplifier and a transmit latch, the receive channel including a receive amplifier and a receive latch;
- a data strobe line having a strobe transmit channel and a strobe receive channel connected in parallel to a data strobe pin, the strobe transmit channel connected to a clock input of the transmit latch, the strobe receive channel connected to a clock input of the receive latch;
- a pattern generator connected to the transmit channel;
- a control circuit configured to actuate the pattern generator to generate a pattern signal to the transmit channel;
- and
- a pattern checker connected to the receive channel, the pattern checker configured to receive the pattern signal at the receive channel and output a verify signal indicating integrity of the pattern signal.
3 more elements
A method of verifying operation of a memory interface, comprising:
- transmitting a pattern signal through a path through at least a portion of a data line, the data line having a transmit channel and a receive channel connected in parallel to a data pin;
- receiving the pattern signal at a termination of the path;
- comparing the pattern signal against a reference value;
- and
- outputting a verify signal indicating integrity of the pattern signal based on the comparison.
2 more elements
Dependencies are inferred from the claim text.