US 2015/0085566 A1Published application

Input trigger independent low leakage memory circuit

AssigneeSynopsys, Inc.

InventorsSanjeev Kumar Jain, Vikas Gadi, Amit Khanuja

Life of this patent

Estimating the term…

Loading patent…

Abstract

Wordline-driver biasing and column-based source-biasing circuitry facilitate reduced current leakage, for example, in SoC device SRAM circuits in a manner that is independent of the read/write/standby operating mode, and without an external trigger. Wordline-driver-biasing circuitry turns off (i.e., decouples from system power) wordline-drivers that are connected to unselected wordlines during read/write operations using one of a decoder-enable signal, which is generated in response to row address values, or based on the activation of a self-timing internal clock, which is generated by the memory circuit when it is activated (i.e., switched from standby to read/write mode). Alternatively, or in addition, source-biasing circuitry applies a relatively high source-biasing voltage to the source terminals of memory cells in unselected columns during read/write operations based on column address values (i.e., a low source voltage is applied only to the selected column being written to or read from).

Claims19

Dependent claims

A memory circuit, comprising:

a memory cell array including a plurality of memory cells arranged in a plurality of row groups and a plurality of column groups, where each row group of memory cells is connected to an associated wordline of a plurality of parallel wordlines, and each column group of memory cells is connected to at least one associated bitline of a plurality of parallel bitlines;
a row-address post decoder including means for asserting a single wordline control signal in accordance with an associated row address value generated during a read/write operation;
a plurality of wordline drivers connected between the row-address post decoder and the plurality of parallel wordlines such that each said wordline driver generates a high voltage signal on an associated one of the plurality of wordlines in response to an associated said asserted wordline control signal;
means for disabling at least some of the plurality of wordline drivers, said means comprising one or more switch elements connected between a system power source and a power terminal of each of said plurality of wordline drivers, and control means for controlling said one or more switch elements to de-couple one or more of the wordline drivers from the system power source, and
at least one source bias circuit including means for providing a first voltage to a source terminal of each of the plurality of memory cells in said each accessed column group during a first time period while said associated column address signal value is asserted during the read/write operation, and for providing a second voltage to the source terminal of each of the plurality of memory cells in at least one other adjacent non-accessed column group during the first time period, wherein the first voltage is lower than said second voltage.

2 more elements

A memory circuit, comprising:

a memory cell array including a plurality of memory cells arranged in a plurality of row groups and a plurality of column groups, where each row group of memory cells is connected to an associated wordline of a plurality of parallel wordlines, and each column group of memory cells is connected to at least one associated bitline of a plurality of parallel bitlines;
a row-address post decoder including means for asserting a single wordline control signal in accordance with an associated row address value generated during a read/write operation;
a plurality of wordline drivers connected between the row-address post decoder and the plurality of parallel wordlines such that each said wordline driver generates a high voltage signal on an associated one of the plurality of wordlines in response to an associated said asserted wordline control signal;
and
means for disabling at least some of the plurality of wordline drivers, said means comprising one or more switch elements connected between a system power source and a power terminal of each of said plurality of wordline drivers, and control means for controlling said one or more switch elements to de-couple one or more of the wordline drivers from the system power source,
wherein said control means comprises means for controlling said one or more switch elements using one or more driver enable signals that are generated in response to one of said associated row address signals and a self-timing clock signal,
wherein said means for controlling said one or more switch elements comprises an inverted delay logic circuit that generates said one or more driver enable signals in response to said self-timing clock signal,
wherein said inverted delay logic circuit asserts a first driver enable signal to close a first switch element during a first time period after said self-timing clock signal is enabled, thereby enabling a first group of said plurality of wordline drivers during said first time period, and
wherein said inverted delay logic circuit asserts a second driver enable signal to close a second switch element during a second time period after said self-timing clock signal is enabled, thereby enabling a second group of said plurality of wordline drivers during said second time period.

6 more elements

A memory circuit, comprising:

a memory cell array including a plurality of memory cells arranged in a plurality of row groups and a plurality of column groups, where each row group of memory cells is connected to an associated wordline of a plurality of parallel wordlines, and each column group of memory cells is connected to at least one associated bitline of a plurality of parallel bitlines;
a row-address post decoder including means for asserting a single wordline control signal in accordance with an associated row address value generated during a read/write operation;
a plurality of wordline drivers connected between the row-address post decoder and the plurality of parallel wordlines such that each said wordline driver generates a high voltage signal on an associated one of the plurality of wordlines in response to an associated said asserted wordline control signal;
and
means for disabling at least some of the plurality of wordline drivers, said means comprising one or more switch elements connected between a system power source and a power terminal of each of said plurality of wordline drivers, and control means for controlling said one or more switch elements to de-couple one or more of the wordline drivers from the system power source,
wherein each said memory cell comprises a static random access memory (SRAM) cell including at least one pull-up device coupled between a system voltage terminal and a source terminal, and
wherein the memory circuit further comprises:
means for individually accessing each column group of memory cells by way of said at least one associated bitline during a read/write operation in response to an associated column address signal value;
and
at least one source bias circuit including means for providing a first voltage to the source terminal of each of the plurality of SRAM cells in said each accessed column group during a first time period while said associated column address signal value is asserted during the read/write operation, and for providing a second voltage to the source terminal of each of the plurality of SRAM cells in at least one other non-accessed column group during the first time period, wherein the first voltage is lower than said second voltage,
wherein said at least one source bias circuit comprises a first source bias circuit coupled to the source terminal of each of the plurality of SRAM cells in a first column group and a second source bias circuit coupled to the source terminal of each of the plurality of SRAM cells in a second column group,
wherein said first source bias circuit includes means for providing said first voltage to the source terminal of each of the plurality of SRAM cells in said first column group during a first time period while a first associated column address signal value is asserted during the read/write operation, and
wherein said second source bias circuit includes means for providing said first voltage to the source terminal of each of the plurality of SRAM cells in said second column group during a second time period while a second associated column address signal value is asserted during the read/write operation.

10 more elements

A memory circuit, comprising:

a memory cell array including a plurality of memory cells arranged in a plurality of row groups and a plurality of column groups, where each row group of memory cells is connected to an associated wordline of a plurality of parallel wordlines, and each column group of memory cells is connected to at least one associated bitline of a plurality of parallel bitlines;
means for individually accessing each column group of memory cells by way of said at least one associated bitline during a read/write operation in response to an associated column address signal value;
and
at least one source bias circuit including means for providing a first voltage to a source terminal of each of the plurality of memory cells in said each accessed column group during a first time period while said associated column address signal value is asserted during the read/write operation, and for providing a second voltage to the source terminal of each of the plurality of memory cells in at least one other adjacent non-accessed column group during the first time period, wherein the first voltage is lower than said second voltage.

1 more element

A system on chip (SOC) device comprising:

a semiconductor substrate;
at least one processor circuit fabricated on the semiconductor substrate;
and
at least one memory circuit fabricated on the semiconductor substrate and coupled to the at least one processor circuit, wherein the at least one memory circuit comprises:
a memory cell array including a plurality of memory cells arranged in a plurality of row groups and a plurality of column groups, where each row group of memory cells is connected to an associated wordline of a plurality of parallel wordlines, and each column group of memory cells is connected to at least one associated bitline of a plurality of parallel bitlines;
a row-address post decoder including means for asserting a single wordline control signal in accordance with an associated row address value generated during a read/write operation;
a plurality of wordline drivers connected between the row-address post decoder and the plurality of parallel wordlines such that each said wordline driver generates a high voltage signal on an associated one of the plurality of wordlines in response to an associated said asserted wordline control signal;
means for individually accessing each column group of memory cells by way of said at least one associated bitline during a read/write operation in response to an associated column address signal value;
and
at least one of:
at least one wordline bias circuit for disabling at least some of the plurality of wordline drivers;
and
at least one source bias circuit including means for providing a first voltage to a source terminal of each of the plurality of memory cells in said each accessed column group during a first time period while said associated column address signal value is asserted during the read/write operation, and for providing a second voltage to the source terminal of each of the plurality of memory cells in at least one other non-accessed column group during the first time period, wherein the first voltage is lower than said second voltage.

10 more elements

Dependencies are inferred from the claim text.