Multi-Chip Package Structure and Method of Forming Same
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsJui-Pin Hung, Chen-Hua Yu, Jing-Cheng Lin, Der-Chyang Yeh
Life of this patent
Estimating the term…
Abstract
A device comprises a first semiconductor die embedded in a molding compound layer, a surface-mount device embedded in the molding compound layer, a plurality of interconnect structures formed on the molding compound layer, wherein the first semiconductor die is electrically coupled to the interconnect structures and the surface-mount device is electrically coupled to the interconnect structures through at least one V-shaped via and a plurality of bumps formed on and electrically coupled to the interconnect structures.
Claims20
A device comprising:
- a first semiconductor die embedded in a molding compound layer;
- a surface-mount device embedded in the molding compound layer;
- a plurality of interconnect structures formed on the molding compound layer, wherein:
- the first semiconductor die is electrically coupled to the interconnect structures;
- and
- the surface-mount device is electrically coupled to the interconnect structures through at least one V-shaped via;
- and
- a plurality of bumps formed on and electrically coupled to the interconnect structures.
A device comprising:
- a surface-mount device embedded in a molding compound layer, wherein:
- a top surface of a first side of the surface-mount device is exposed outside the molding compound layer;
- and
- a first metal via and a second metal via are on a second side of the surface-mount device, and wherein the first metal via and the second metal via have non-vertical sidewalls;
- a first semiconductor die embedded in the molding compound layer;
- a plurality of interconnect structures over the molding compound layer;
- and
- a plurality of bumps over the interconnect structures.
A device comprising:
- a surface-mount device embedded in a molding compound layer, wherein:
- a top surface of a first side of the surface-mount device is exposed outside the molding compound layer;
- and
- a first metal via and a second metal via are on a second side of the surface-mount device, and wherein the first metal via and the second metal via have non-vertical sidewalls;
- a first semiconductor die embedded in the molding compound layer;
- a second semiconductor die embedded in the molding compound layer;
- and
- a plurality of interconnect structures over the molding compound layer.
Dependencies are inferred from the claim text.