Gate height uniformity in semiconductor devices
AssigneeGLOBALFOUNDRIES Inc.
InventorsTsung-Liang CHEN, Hung-Wei LIU, Rohit PAL, Hsin-Neng TAI, Huey-Ming WANG, Tae Hoon LEE, Songkram SRIVATHANAKUL, Danni CHEN
Life of this patent
Estimating the term…
Loading patent…
AssigneeGLOBALFOUNDRIES Inc.
InventorsTsung-Liang CHEN, Hung-Wei LIU, Rohit PAL, Hsin-Neng TAI, Huey-Ming WANG, Tae Hoon LEE, Songkram SRIVATHANAKUL, Danni CHEN
Estimating the term…
Methods of facilitating gate height uniformity by controlling recessing of dielectric material and semiconductor devices formed from the methods are provided. The methods include, for instance, forming a transistor of the semiconductor device with an n-type transistor and a p-type transistor, the n-type transistor and the p-type transistor including plurality of sacrificial gate structures and protective masks at upper surfaces of the plurality of sacrificial gate structures; providing a dielectric material over and between the plurality of sacrificial gate structures; partially densifying the dielectric material to form a partially densified dielectric material; further densifying the partially densified dielectric material to create a modified dielectric material; and creating substantially planar surface on the modified dielectric material, to control dielectric material recess and gate height.
A method comprising:
A semiconductor device comprising:
Dependencies are inferred from the claim text.