Error correction device and error correction method
AssigneeKabushiki Kaisha Toshiba
InventorsTeruyuki MATSUOKA, Yukio Ishikawa, Tsuyoshi Ukyou, Fuying Yang, Toshihiko Kitazume
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsTeruyuki MATSUOKA, Yukio Ishikawa, Tsuyoshi Ukyou, Fuying Yang, Toshihiko Kitazume
Estimating the term…
According to one embodiment, an error correction device includes a syndrome processing unit, a generation unit, and a search processing unit. The syndrome processing unit generates a syndrome value based on received data. The generation unit generates t (t is a maximum number of correctable bits) coefficient values of an error position polynomial based on the syndrome value. The search processing unit calculates a root of the error position polynomial, with a concurrency of computation being equal to or greater than “2”, by using the coefficient values of the error position polynomial, when a number of error bits is not more than a predetermined value s (1<=s<t). The search processing unit calculates the root of the error position polynomial, with a concurrency of computation being “1”, when the number of error bits exceeds the predetermined value s.
An error correction device comprising:
An error correction method comprising:
Dependencies are inferred from the claim text.