Methods and apparatus for signal flow graph pipelining that reduce storage of temporary variables
OwnerGerald George Pechanekinventor
Life of this patent
Estimating the term…
Loading patent…
OwnerGerald George Pechanekinventor
Estimating the term…
A system for pipelining signal flow graphs by a plurality of shared memory processors organized in a 3D physical arrangement with the memory overlaid on the processor nodes that reduces storage of temporary variables. A group function formed by two or more instructions to specify two or more parts of the group function. A first instruction specifies a first part and specifies control information for a second instruction adjacent to the first instruction or at a pre-specified location relative to the first instruction. The first instruction when executed transfers the control information to a pending register and produces a result which is transferred to an operand input associated with the second instruction. The second instruction specifies a second part of the group function and when executed transfers the control information from the pending register to a second execution unit to adjust the second execution unit's operation on the received operand.
A network of nodes organized in stages according to dimensions of a row (R) by column (C) by plane (P) matrix that forms an R×C×P array having connectivity according to adjacency of connections between elements in corresponding dimensions of the R×C×P array which includes wrap around adjacent elements, the connectivity within the stages includes connections between nodes in the same position, the network comprising:
A method of executing a packet of chained instructions as part of a program executed by a processor, the method comprising:
A method for executing a group function having a first instruction and a second instruction, the method comprising:
Dependencies are inferred from the claim text.