Back to results
US 2015/0032914 A1Published application
System and Method for Direct Memory Access Transfers
AssigneeInfineon Technologies AG
InventorsSimon Brewerton, Simon Cottam
Life of this patent
Estimating the term…
Abstract
A system and method for transferring data between a memory and peripheral units via a plurality of direct memory access (DMA) transactions, wherein a respective timestamp is assigned and/or appended to at least two of the plurality of the DMA transactions.
Claims15
A method for transferring data between a memory and a peripheral unit via a plurality of direct memory access (DMA) transactions, the method comprising:
- performing, by a DMA controller, a plurality of DMA transactions, wherein each DMA transaction comprises a sequence of one or more DMA write transfers to write data to a destination memory, the DMA controller and the destination memory being separate physical entities;
- assigning a respective timestamp to an address of the destination memory, the address having a predetermined relationship to the resultant data written to the destination memory by the sequence of DMA write transfers of a given DMA transaction, wherein the timestamp is assigned only after completion of a final DMA write transfer of the sequence of DMA write transfers to the destination memory for the given DMA transaction;
- and
- storing, at the assigned destination memory address, the timestamp only after completion of the final DMA write transfer for the given DMA transaction.
1 more element
(canceled)
(canceled)
(canceled)
(canceled)
(canceled)
A direct memory access (DMA) controller, comprising:
- a transfer section configured to transfer data between a memory and a peripheral unit via a plurality of direct memory access DMA transactions, wherein each DMA transaction comprises a sequence of one or more DMA write transfers to write data to a destination memory;
- and
- an assignment component configured to assign a respective timestamp to an address of the destination memory, the address having a predetermined relationship to the resultant data written to the destination memory by the sequence of DMA write transfers of a given DMA transaction, wherein the timestamp is assigned only after completion of a final DMA write transfer of the sequence of DMA write transfers to the destination memory for the given DMA transaction.
Dependencies are inferred from the claim text.