Systems and Methods for In-Situ Wafer Edge and Backside Plasma Cleaning
AssigneeLam Research Corporation
InventorsKeechan Kim, Jack Chen, Yunsang Kim, Kenneth George Delfin
Life of this patent
Estimating the term…
Loading patent…
AssigneeLam Research Corporation
InventorsKeechan Kim, Jack Chen, Yunsang Kim, Kenneth George Delfin
Estimating the term…
A lower electrode plate receives radiofrequency power. A first upper plate is positioned parallel to and spaced apart from the lower electrode plate. A grounded second upper plate is positioned next to the first upper plate. A dielectric support provides support of a workpiece within a region between the lower electrode plate and the first upper plate. A purge gas is supplied at a central location of the first upper plate. A process gas is supplied to a periphery of the first upper plate. The dielectric support positions the workpiece proximate and parallel to the first upper plate, such that the purge gas flows over a top surface of the workpiece so as to prevent the process gas from flowing over the top surface of the workpiece, and so as to cause the process gas to flow around a peripheral edge of the workpiece and below the workpiece.
A semiconductor processing system, comprising:
A method for plasma cleaning a peripheral region and a bottom surface of a workpiece, comprising:
A semiconductor processing system, comprising:
A method for plasma cleaning a bottom surface of a workpiece, comprising:
Dependencies are inferred from the claim text.