Enabling Throttling on Average Write Throughput for Solid State Storage Devices
AssigneeInternational Business Machines Corporation
InventorsGary A. Tressler, Andrew D. Walls
Life of this patent
Estimating the term…
Abstract
A mechanism is provided for enabling throttling on average write throughput instead of peak write throughput for solid-state storage devices. The mechanism assures an average write throughput within a range but allows excursions of high throughput with periods of low throughput offsetting against those of heavy usage. The mechanism periodically determines average throughput and determines whether average throughput exceeds a high throughput threshold for a certain amount of time without being offset by periods of low throughput.
Claims21
1-25. (canceled)
A solid-state storage device controller, configured to be coupled to a solid state memory, wherein the controller is configured to:
- determine average write throughput to the solid-state memory over a given period of time;
- determine a first amount of time that average write throughput is high, wherein determining the first amount of time that average write throughput is high comprises incrementing a time register for each period of time average write throughput to the solid-state storage device over the given period of time is greater than a high throughput threshold;
- determine a second amount of time that average write throughput is low, wherein determining the second amount of time that average write throughput is low comprises decrementing the time register for each period of time average write throughput to the solid-state storage device over the given period of time is less than a low throughput threshold;
- and
- throttle write throughput to the solid-state memory based on a comparison of the first amount of time and the second amount of time using the time register.
A solid-state storage device controller, configured to be coupled to a solid state memory, comprising:
- a processor;
- and
- a memory coupled to the processor, wherein the memory comprises instructions which, when executed by the processor, cause the processor to:
- determine average write throughput to the solid-state memory over a given period of time;
- determine a first amount of time that average write throughput is high, wherein determining the first amount of time that average write throughput is high comprises incrementing a time register for each period of time average write throughput to the solid-state storage device over the given period of time is greater than a high throughput threshold;
- determine a second amount of time that average write throughput is low, wherein determining the second amount of time that average write throughput is low comprises decrementing the time register for each period of time average write throughput to the solid-state storage device over the given period of time is less than a low throughput threshold;
- and
- throttle write throughput to the solid-state memory based on a comparison of the first amount of time and the second amount of time using the time register.
Dependencies are inferred from the claim text.