Clock phase adjusting circuit and semiconductor device including the same
AssigneeSK hynix Inc.
InventorDae-Suk KIM
Life of this patent
Estimating the term…
Abstract
A semiconductor device includes a buffer suitable for receiving an input signal, a clock buffer suitable for receiving a clock, a delay locked loop (DLL) suitable for delaying the clock to generate a delay locked clock, a code generation unit suitable for generating a digital code corresponding to 1/N of the clock cycle where N is an integer equal to or more than two, a delay unit suitable for delaying the clock corrected by the DLL by a value corresponding to the digital code to output a delayed clock, and a strobing unit suitable for strobing the input signal using the delayed clock.
Claims18
A semiconductor device comprising:
- a data buffer suitable for receiving an input signal;
- a clock buffer suitable for receiving a clock;
- a delay locked loop (DLL) suitable for delaying the clock to generate a delay locked clock;
- a code generation unit suitable for generating a digital code corresponding to 1/N of the clock cycle where N is an integer equal to or more than two;
- a delay unit suitable for delaying the delay locked clock from the DLL by a value corresponding to the digital code to output a delayed clock;
- and
- a strobing unit suitable for strobing the input signal using the delayed clock.
A clock phase adjusting circuit comprising:
- a code generation unit suitable for generating a digital code corresponding to 1/N of a clock cycle using the clock, where N is an integer equal to or more than two;
- and
- a delay unit suitable for delaying the clock by a value corresponding to the digital code.
A semiconductor device comprising:
- a data buffer suitable for receiving an input signal;
- a clock buffer suitable for receiving a clock;
- a code generation unit suitable for generating a digital code corresponding to 1/N of the clock cycle where N is an integer equal to or more than two;
- a delay unit suitable for delaying the clock by a value corresponding to the digital code to output a delayed clock;
- a DLL suitable for delaying the delayed clock and to generate a delay locked clock;
- and
- a strobing unit suitable for strobing the input signal using the delayed locked clock from the DLL.
Dependencies are inferred from the claim text.