Apparatus and method for controlling multi-core system on chip
AssigneeElectronics and Telecommunications Research Institute
InventorsYoo-Kyoung LEE, Kyung-Jin BYUN, Nak-Woong EUM
Life of this patent
Estimating the term…
Abstract
An apparatus and method for controlling a multi-core SoC including a main core and at least one sub-core are disclosed. The apparatus includes a determination unit, a storage unit, and a control unit. The determination unit determines whether or not to drive the sub-core by taking the performance or power of the multi-core SoC into consideration. The storage unit stores state information including a register of the main core or the sub-core in accordance with a determination of the determination unit. The control unit performs control so that the main core and the sub-core execute a sub-task, that is, a task of the sub-core, through exchange by sharing the state information.
Claims20
An apparatus for controlling a multi-core System on Chip (SoC) including a main core and at least one sub-core, the apparatus comprising:
- a determination unit configured to determine whether or not to drive the sub-core by taking performance or power of the multi-core SoC into consideration;
- a storage unit configured to store state information including a register of the main core or the sub-core in accordance with a determination of the determination unit;
- and
- a control unit configured to perform control so that the main core and the sub-core execute a sub-task, that is, a task of the sub-core, through exchange by sharing the state information.
A method of controlling a multi-core SoC including a main core and at least one sub-core, the method comprising:
- determining whether or not to drive the sub-core by taking performance or power of the multi-core SoC into consideration;
- storing state information including a register of the main core or the sub-core in accordance with a determination of the determination unit;
- and
- performing control so that the main core and the sub-core execute a sub-task, that is, a task of the sub-core, through exchange by sharing the state information.
Dependencies are inferred from the claim text.