Efficient method for memory accesses in a multi-core processor
AssigneePeking University
InventorsYifeng Chen, Weilong Cui, Xiang Cui
Life of this patent
Estimating the term…
Abstract
A method of providing memory accesses for a multi-core processor includes reserving a group of pins of a multi-core processor to transmit either data or address information in communication with one or more memory chips, receiving memory access requests from the plurality of processor cores, determining granularity of the memory access requests by a memory controller, and dynamically adjusting the number of pins in the group of pins to be used to transmit address information based with the granularity of the memory access requests.
Claims14
A method of providing memory accesses for a multi-core processor, comprising:
- reserving a group of pins of a multi-core processor to transmit either data or address information in communication with one or more memory chips, wherein the multi-core processor comprises a plurality of processor cores;
- receiving memory access requests from the plurality of processor cores;
- determining granularity of the memory access requests by a memory controller;
- and
- dynamically adjusting, by the memory controller, a number of pins in the group of pins to be used to transmit address information based with the granularity of the memory access requests.
A method of providing memory accesses for a multi-core processor, comprising:
- reserving a group of pins of a multi-core processor to transmit either data or address information in communication with one or more memory chips, wherein the multi-core processor comprises a plurality of processor cores;
- receiving memory access requests from the plurality of processor cores;
- determining granularity of the memory access requests by a memory controller;
- and
- dynamically adjusting, by the memory controller, a number of pins in the group of pins to be used to transmit address information based with the granularity of the memory access requests, wherein the step of dynamically adjusting comprises:
- decreasing the number of pins in the group of pins to be used to transmit address information by the memory controller when the granularity of the memory access requests increases;
- and
- increasing the number of pins in the group of pins to be used to transmit address information by the memory controller when the granularity of the memory access requests decreases.
Dependencies are inferred from the claim text.