Memory system and control method thereof
AssigneeKabushiki Kaisha Toshiba
InventorsKazuya KITSUNAI, Shinichi Kanno, Hirokuni Yano, Toshikatsu Hida, Junji Yano
Life of this patent
Estimating the term…
Abstract
A memory system includes a nonvolatile memory including a plurality of blocks as data erase units, a measuring unit which measures an erase time at which data of each block is erased, and a block controller which writes data supplied from at least an exterior into a first block which is set in a free state and whose erase time is oldest.
Claims17
(canceled)
A control method of a memory system including a nonvolatile memory having a plurality of blocks as data erase units, the method comprising:
- storing erase information which indicates when data of each block is erased;
- generating a block table indicating a correspondence relation between a status value, which indicates one of a not-in-use state and an in-use state, and the erase information;
- selecting a first block which is set in a not-in-use state and whose erase information is oldest based on information of the block table;
- and
- writing data supplied from at least an exterior into the first block.
A control method of a memory system including a nonvolatile memory having a plurality of blocks, the method comprising:
- storing erase information which indicates a timing of data erase;
- generating block status information which indicates one of the a not-in-use state and an in-use state;
- selecting a first not-in-use state block by referring to the block status information and the erase information;
- and
- leveling the timing of data erase by writing data into the first not-in-use state block.
Dependencies are inferred from the claim text.