Back to results
US 2014/0284600 A1Published application
Arithmetic circuit and method of driving the same
AssigneeSemiconductor Energy Laboratory Co., Ltd.
InventorKiyoshi Kato
Life of this patent
Estimating the term…
Abstract
In order to reduce power consumption, an arithmetic circuit having a function of performing a logic operation processing based on an input signal, storing a potential set in accordance with the result of the logic operation processing as stored data, and outputting a signal with a value corresponding to the stored data as an output signal. The arithmetic circuit includes an arithmetic portion performing the logic operation processing, a first field-effect transistor controlling whether a first potential, which is the potential corresponding to the result of the logic operation processing is set, and a second field-effect transistor controlling whether the potential of the output signal data is set at a second potential which is a reference potential.
Claims24
(canceled)
A semiconductor device comprising:
- a first line to which a first power supply potential is applied;
- a first transistor that includes an oxide semiconductor layer including a channel that includes an oxide semiconductor, wherein one of a source and a drain of the first transistor is electrically connected to the first line;
- a second transistor that includes an oxide semiconductor layer including a channel that includes an oxide semiconductor, wherein one of a source and a drain of the second transistor is electrically connected to the other of the source and the drain of the first transistor;
- a circuit electrically connected to the other of the source and the drain of the second transistor;
- and
- a second line to which a second power supply potential is applied, the second line electrically connected to the circuit,
- wherein the circuit is configured to control whether the other of the source and the drain of the second transistor and the second line are brought into conduction or not,
- wherein the circuit comprises:
- a third transistor whose one of a source and a drain is electrically connected to the other of the source and the drain of the second transistor;
- and
- a fourth transistor whose one of a source and a drain is electrically connected to the other of the source and the drain of the third transistor, wherein the other of the source and the drain of the fourth transistor is electrically connected to the second line.
8 more elements
A semiconductor device comprising:
- a first line to which a first power supply potential is applied;
- a first transistor that includes an oxide semiconductor layer including a channel that includes an oxide semiconductor, wherein one of a source and a drain of the first transistor is electrically connected to the first line;
- a second transistor that includes an oxide semiconductor layer including a channel that includes an oxide semiconductor, wherein one of a source and a drain of the second transistor is electrically connected to the other of the source and the drain of the first transistor;
- a circuit electrically connected to the other of the source and the drain of the second transistor;
- and
- a second line to which a second power supply potential is applied, the second line electrically connected to the circuit,
- wherein the circuit is configured to control whether the other of the source and the drain of the second transistor and the second line are brought into conduction or not,
- wherein the circuit comprises:
- a third transistor whose one of a source and a drain is electrically connected to the other of the source and the drain of the second transistor;
- and
- a fourth transistor whose one of a source and a drain is electrically connected to the other of the source and the drain of the second transistor, wherein the other of the source and the drain of the third transistor is electrically connected to the other of the source and the drain of the fourth transistor.
8 more elements
A semiconductor device comprising:
- a first line to which a first power supply potential is applied;
- a first transistor that includes an oxide semiconductor layer including a channel that includes an oxide semiconductor, wherein one of a source and a drain of the first transistor is electrically connected to the first line;
- a second transistor that includes an oxide semiconductor layer including a channel that includes an oxide semiconductor, wherein one of a source and a drain of the second transistor is electrically connected to the other of the source and the drain of the first transistor;
- a circuit electrically connected to the other of the source and the drain of the second transistor;
- and
- a second line to which a second power supply potential is applied, the second line electrically connected to the circuit,
- wherein the circuit is configured to control whether the other of the source and the drain of the second transistor and the second line are brought into conduction or not,
- wherein the circuit comprises:
- a third transistor whose one of a source and a drain is electrically connected to the other of the source and the drain of the second transistor;
- a fourth transistor whose one of a source and a drain is electrically connected to the other of the source and the drain of the third transistor;
- a fifth transistor whose one of a source and a drain is electrically connected to the other of the source and the drain of the second transistor;
- and
- a sixth transistor whose one of a source and a drain is electrically connected to the other of the source and the drain of the fifth transistor, wherein the other of the source and the drain of the fourth transistor is electrically connected to the other of the source and the drain of the sixth transistor.
10 more elements
Dependencies are inferred from the claim text.