Preset evaluation to improve input/output performance in high-speed serial interconnects
AssigneeIntel Corporation
InventorsIvan Herrera Mejia, Manuel A. Aguilar Arreola, Shrinivas Venkatraman, Andrea R. Vavra, Pavel Konev
Life of this patent
Estimating the term…
Abstract
Methods and apparatus for utilization of preset evaluation to improve input/output performance in high-speed serial interconnects are described. In some embodiments, performance of a link is evaluated at a plurality of equalization values and one of the plurality of equalization values is selected for the link based on comparison of a plurality of margin values that are to be determined for each of the plurality of equalization values. Other embodiments are also claimed and/or disclosed.
Claims25
An apparatus comprising:
- first logic to evaluate performance of a link at a plurality of equalization values;
- and
- second logic to select one of the plurality of equalization values for the link based on comparison of a plurality of margin values that are to be determined for each of the plurality of equalization values, wherein the plurality of equalization values are to be determined based on channel insertion loss.
A method comprising:
- evaluating performance of a link at a plurality of equalization values;
- and
- selecting one of the plurality of equalization values for the link based on comparison of a plurality of margin values that are to be determined for each of the plurality of equalization values, wherein the plurality of equalization values are determined based on channel insertion loss.
A non-transitory computer-readable medium comprising one or more instructions that when executed on a processor configure the processor to perform one or more operations to:
- evaluate performance of a link at a plurality of equalization values;
- and
- select one of the plurality of equalization values for the link based on comparison of a plurality of margin values that are to be determined for each of the plurality of equalization values, wherein the plurality of equalization values are to be determined based on channel insertion loss.
Dependencies are inferred from the claim text.