Back to results
US 2014/0237299 A1Published application
Secure error handling
AssigneeIntel Corporation
InventorsMurugasamy Nachimuthu, Mohan J. Kumar, Theodros Yigzaw, Jose A. Vargas, Rajendra Kuramkote
Life of this patent
Estimating the term…
Abstract
Various embodiments are described herein. Some embodiments include an Operating System and a platform. The platform includes a processor having an error register. The Operating System can write to the error register only via the platform in a secure manner (for example, using platform firmware). Other embodiments are described and claimed.
Claims24
An apparatus comprising:
- an operating system;
- and
- a platform including a processor, the processor including an error register;
- wherein the operating system can only write in a secure manner to the error register via the platform.
1 more element
A method comprising:
- writing to an error register included in a processor from an Operating System via a platform in a secure manner.
Dependencies are inferred from the claim text.