High dose radiation detector
AssigneeIntel Corporation
InventorsBalkaran Singh GILL, Norbert R. SEIFERT, Jose A. MAIZ, Xiaofeng YANG, Avner KORNFELD
Life of this patent
Estimating the term…
Abstract
Described is a processor comprising: a plurality of radiation detectors; a first logic unit to receive outputs from the plurality of radiation detectors, the logic unit to generate an output according to the received outputs, the output of the first logic unit indicating whether the processor was exposed to incoming radiations; and a second logic unit to receive the output from the first logic unit, and to cause the processor to perform an action according to the output from the first logic unit.
Claims23
A multi-core processor comprising:
- a plurality of radiation detectors;
- a first logic unit to receive outputs from the plurality of radiation detectors, the logic unit to generate an output according to the received outputs from the plurality of radiation, the output of the first logic unit indicating whether the multi-core processor was exposed to radiations;
- and
- a second logic unit to receive the output from the first logic unit, and to cause the multi-core processor to perform an action according to the output from the first logic unit.
An apparatus comprising:
- a plurality of radiation detectors distributed in a processor die;
- and
- a logic unit to receive outputs from the plurality of radiation detectors, the logic unit to determine according to the received outputs whether the processor die was exposed to incoming radiations.
A system comprising:
- a memory;
- a multi-core processor, coupled to the memory, the multi-core processor including:
- a plurality of radiation detectors distributed in the multi-core processor;
- and
- a logic unit to receive outputs from the plurality of radiation detectors, the logic unit to determine an output according to the received outputs from the plurality of radiation detectors whether the multi-core processor die was exposed to incoming radiations;
- and
- a wireless interface to allow the multi-core processor to communicate with another device;
- and
- a display unit.
Dependencies are inferred from the claim text.