Method and system for enhanced performance in serial peripheral interface
AssigneeMacronix International Co., Ltd.
InventorsCHUNG-HSIUNG HUNG, Kuen-Long Chang, Chia-He Liu
Life of this patent
Estimating the term…
Abstract
A method of conducting an operation in an integrated circuit having a plurality of memory cells includes receiving an operating command for the memory cells and receiving a first address segment associated with the memory cells in at least one clock cycle after receiving the operating command. The method further includes receiving a first performance enhancement indicator in at least one clock cycle after ending the first address segment while before starting to transfer data, for determining whether an enhanced operation is to be performed.
Claims11
An integrated circuit device having a plurality of memory cells for storing data, comprising:
- at least one pin for transferring an operating command for the memory cells, a first address associated with the memory cells, and data associated with the first address;
- and
- a circuit being able to control the device in an enhanced operation which allows the omission of the some operating command for an transfer of data associated with a second address.
An integrated circuit device having a plurality of memory cells for storing data, comprising:
- at least one pin, in a first operation, configured to transfer an operating command for the memory cells, a first address associated with the memory cells, and a first data associated with the first address;
- and
- a circuit for setting the device into an enhanced operation related to the first operation to transfer a second address and a second data associated with a second address under an omission of the operating command associated to the second address based upon an indication in the first operation.
Dependencies are inferred from the claim text.