Set/Reset Algorithm Which Detects And Repairs Weak Cells In Resistive-Switching Memory Device
AssigneeSanDisk 3D LLC
InventorsZhida Lan, Roy E. Scheuerlein, Thomas Yan
Life of this patent
Estimating the term…
Loading patent…
AssigneeSanDisk 3D LLC
InventorsZhida Lan, Roy E. Scheuerlein, Thomas Yan
Estimating the term…
A resistance-switching memory cell is programmed in a set or reset operation which tests the stability of the cell. A first programming phase using program voltages which increase in magnitude or duration until a program verify test is passed. A stability test phase is then performed to evaluate a stability of the memory cell. The stability test phase determines whether the memory cell is weak and likely to transition out of the set or reset state by applying one or more disturb pulses and performing one or more stability verify tests. The disturb pulses can have a reduced magnitude or duration compared to the program voltages. If the stability test phase indicates the memory cell is not stable, a second programming phase is performed. If the stability test phase indicates the memory cell is stable, the operation is concluded.
A method for performing an operation to change a resistance state of a memory cell, comprising:
A memory device, comprising:
A method for performing an operation to change a resistance state of a memory cell, comprising:
Dependencies are inferred from the claim text.