Loading patent…
AssigneeSiemens Aktiengesellschaft
InventorsKlaus GEISSLINGER, Alexander GRAF, Edmund GÖTZ, Stefan HARTMANN
Estimating the term…
A method is disclosed for transmission of register contents of a CT detector with hierarchical hardware structure, wherein the first hierarchy level is formed by a control unit containing a register table for the read-out register contents of FPGAs lying lower down in the hierarchy and an intermediate register store for register contents to be written. With each new reading, the new register contents for FPGAs lying lower down in the hierarchy arriving during the respective preceding reading from the central control at the control unit are forwarded to the next hierarchy level. With each new reading, the register contents of all FPGAs lying lower down in the hierarchy are re-entered into the register table of the control unit. Finally, in the event of a readout command transferred asynchronously from the central control, the register contents are read out exclusively from the register table.
A method for transmitting register contents of a CT detector with hierarchical hardware structure between a central control and hardware components connected thereto, each with at least one field-programmable gate array (FPGA), wherein the FPGAs are divided into at least two hardware levels and, during ongoing readings of the CT detector, write and readout processes of register contents are performed cyclically beyond a hierarchy level and asynchronously to the readings, write and readout commands between the central control and the first hierarchy level of the FPGAs are executed, the method comprising:
A CT detector of a CT system, controllable by a central control unit by write and readout commands from register contents, the CT detector comprising:
Dependencies are inferred from the claim text.
Drawings are temporarily unavailable. Open the PDF at USPTO
From the US filing history. Foreign family members aren’t listed.
Backward citations are indexed for grants only.
Measuring X-radiation, gamma radiation, corpuscular radiation, or cosmic radiation: measuring radiation intensity
Using stored programs, i.e. using an internal store of processing equipment to receive or retain programs: arrangements for executing machine…
Comprising a single central processing unit: with reconfigurable architecture
For the operation of medical equipment or devices: for local operation
Term end not estimated
The present application hereby claims priority under 35 U.S.C. §119 to German patent application number DE 102013202572.6 filed Feb. 18, 2013, the entire contents of which are hereby incorporated herein by reference.
At least one embodiment of the invention generally relates to a method for transmitting register contents of a CT detector with hierarchical hardware structure between a central control and hardware components connected thereto with FPGAs, known as field-programmable gate arrays, wherein the FPGAs are divided into at least two hierarchy levels and write and readout processes of register contents are carried out cyclically over a hierarchy level during ongoing readings of the CT detector and asynchronously to the readings, write and readout commands are executed between the central control and the first hierarchy level of the FPGAs.
At least one embodiment of the invention further generally relates to a CT detector of a CT system which is controlled by a central control unit by write and readout commands of register contents, wherein the CT detector has a plurality of hardware components with FPGAs, known as field-programmable gate arrays, connected below one another in a hierarchy and the FPGAs each have registers with register contents.
The invention is explained below in greater detail with reference to example embodiments with the aid of the figures, wherein only the features necessary for understanding the invention are shown. The following reference numbers are used: 1: CT System; 2: X-ray emitter; 3: Detector; 4: X-ray emitter; 5: Detector; 5.1: Control FPGA; 5.1.1: Register table; 5.1.2: Register buffer; 5.2.1-5.2.n; 5.3.1-5.3.m: FPGAs lying one level further down; 5.2.2.1, 5.2.3.1: Intermediate register table; 5.2.2.2, 5.2.3.2: Intermediate register buffer; 6: Gantry housing; 7: Patient; 8: Patient couch; 9: System axis; 10: Control and processing unit; DE1-DEk: Detector element; DMAR: control and processing circuit board; SBPLh: Signal Back Planes high; SBPLl: Signal Back Planes low; MBPL1-MBPLm: Module Back Plane; Prg1-Prgn: Computer programs; R: Registers; ZM: Central register management; I, II, III: Hierarchy levels.
In the figures:
FIG. 1 shows a CT system with an embodiment of an inventive CT detector,
The present invention will be further described in detail in conjunction with the accompanying drawings and embodiments. It should be understood that the particular embodiments described herein are only used to illustrate the present invention but not to limit the present invention.
Accordingly, while example embodiments of the invention are capable of various modifications and alternative forms, embodiments thereof are shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that there is no intent to limit example embodiments of the present invention to the particular forms disclosed. On the contrary, example embodiments are to cover all modifications, equivalents, and alternatives falling within the scope of the invention. Like numbers refer to like elements throughout the description of the figures.
Specific structural and functional details disclosed herein are merely representative for purposes of describing example embodiments of the present invention. This invention may, however, be embodied in many alternate forms and should not be construed as limited to only the embodiments set forth herein.