# US 2014/0198089 A1 · Image processing unit, image processing apparatus and image display system

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 2014/0198089 A1
- Document ID: US20140198089A1
- Status: Published application
- Kind: A1
- Application number: 13/909,084
- Filed: 2013-06-04
- Published: 2014-07-17
- Earliest claimed: 2013-01-16
- Assignees: Novatek Microelectronics Corp.
- Applicants: Novatek Microelectronics Corp.
- Inventors: Wen-Chi Lin; Kuo-Chi Chen; Sih-Ting Wang; Wen-Hsuan Lin; Chung-Wen Wu
- Web page: https://patentgrep.com/patent/US20140198089A1

## CPC

- G06F 1/32: Means for saving power
- G06F 1/3234: Power saving characterised by the action undertaken
- G09G 3/3611: {Control of matrices with row and column drivers}
- G09G 2330/022: in absence of operation, e.g. no data being entered during a predetermined time
- Y02D 30/50: in wire-line communication networks, e.g. low power modes or reduced link rate
- G06F: ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models G06N)
- G09G: ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION (arrangements for transferring data between digital computers and displays G06F3/14; static indicating arrangements comprising an association of a number of separate sources or light control cells G09F9/00; static indicating arrangements comprising integral associations of a number of light sources H01J, H01K, H10H, H05B33/12; scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission, details thereof H04N1/00)
- Y02D: CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE

## Abstract

An image processing unit including an always on circuit block and a non-always on circuit block is provided. When operating under a first operation mode, the non-always on circuit block receives a bias voltage from a power supply unit, so as to perform an image processing operation on an image input signal. When operating under a second operation mode, the non-always on circuit block stops receiving the bias voltage from the power supply unit, so as to stop the image processing operation, and at least a microcontroller of the non-always on circuit block is powered down. One of the always on circuit block and the non-always on circuit block controls the power supply unit to stop supplying the bias voltage to the non-always on circuit block according an event trigger signal, such that the non-always on circuit block enters the second operation mode from the first operation mode.

## Claims

### Claim 1

An image processing unit, comprising:
an always on circuit block, configured to receive a first bias voltage from a power supply unit; and
a non-always on circuit block, comprising a microcontroller of the image processing unit, wherein when the non-always on circuit block operates under a first operation mode, the non-always on circuit block receives a second bias voltage from the power supply unit, so as to perform an image processing operation on an image input signal, and when the non-always on circuit block operates under a second operation mode, the non-always on circuit block stops receiving the second bias voltage from the power supply unit, so as to stop the image processing operation, and at least the microcontroller of the non-always on circuit block is powered down;
wherein one of the always on circuit block and the non-always on circuit block controls the power supply unit to stop supplying the second bias voltage to the non-always on circuit block according a first event trigger signal, such that the non-always on circuit block enters the second operation mode from the first operation mode.

### Claim 2 (depends on 1)

The image processing unit as claimed in claim 1, wherein the always on circuit block controls the power supply unit to start supplying the second bias voltage to the non-always on circuit block according a second event trigger signal, such that the non-always on circuit block enters the first operation mode from the second operation mode.

### Claim 3 (depends on 2)

The image processing unit as claimed in claim 2, wherein the always on circuit block controls the power supply unit to stop supplying the second bias voltage to the non-always on circuit block according the first event trigger signal, such that the non-always on circuit block enters the second operation mode from the first operation mode.

### Claim 4 (depends on 2)

The image processing unit as claimed in claim 2, wherein the non-always on circuit block controls the power supply unit to stop supplying the second bias voltage to the non-always on circuit block according the first event trigger signal, such that the non-always on circuit block enters the second operation mode from the first operation mode.

### Claim 5 (depends on 2)

The image processing unit as claimed in claim 2, wherein the always on circuit block outputs an operation stop signal to the non-always on circuit block according to the first event trigger signal, the non-always on circuit block outputs a power down signal to the always on circuit block according to the operation stop signal, the always on circuit block controls the power supply unit to stop supplying the second bias voltage to the non-always on circuit block according to the power down signal, such that the non-always on circuit block enters the second operation mode from the first operation mode.

### Claim 6 (depends on 5)

The image processing unit as claimed in claim 5, wherein the microcontroller in the non-always on circuit block is configured to receive the operation stop signal.

### Claim 7 (depends on 2)

The image processing unit as claimed in claim 2, wherein the always on circuit block outputs a power down signal to the power supply unit according to the first event trigger signal, the power supply unit stops supplying the second bias voltage to the non-always on circuit block according to the power down signal, such that the non-always on circuit block enters the second operation mode from the first operation mode.

### Claim 8 (depends on 1)

The image processing unit as claimed in claim 1, wherein the non-always on circuit block further includes an input interface of the image processing unit.

### Claim 9 (depends on 1)

An image processing apparatus, configured to drive a display panel, the image processing apparatus comprising:
a power supply unit, configured to provide a first bias voltage and a second bias voltage; and
the image processing unit as claimed in claim 1, coupled to the power supply unit.

### Claim 10 (depends on 9)

The image processing apparatus as claimed in claim 9, wherein the power supply unit comprises a first power supply block and a second power supply block respectively providing the first bias voltage and the second bias voltage.

### Claim 11 (depends on 10)

The image processing apparatus as claimed in claim 10, wherein
the first power supply block is configured to receive a direct current (DC) voltage, and generates the first bias voltage according to the DC voltage, and
the second power supply block is configured to receive the first bias voltage, and generates the second bias voltage according to the first bias voltage.

### Claim 12 (depends on 11)

The image processing apparatus as claimed in claim 11, wherein the first bias voltage is smaller than the DC voltage, and the second bias voltage is smaller than the first bias voltage.

### Claim 13 (depends on 10)

The image processing apparatus as claimed in claim 10, wherein
the first power supply block is configured to receive a DC voltage, and generates a third bias voltage according to the DC voltage,
the second power supply block is configured to receive the third bias voltage, and generates the second bias voltage according to the third bias voltage, and
the power supply unit further comprises a voltage dividing unit configured to divide the third bias voltage to generate the first bias voltage.

### Claim 14 (depends on 11)

The image processing apparatus as claimed in claim 11, further comprising:
a power conversion circuit, configured to receive an alternating current (AC) voltage, and converting the AC voltage into the DC voltage.

### Claim 15 (depends on 9)

An image display system, comprising:
the image processing apparatus as claimed in claim 9; and
a display panel, driven by the image processing apparatus to display an image.

### Claim 16 (depends on 15)

The image display system as claimed in claim 15, further comprising:
a power conversion circuit, configured to receive an alternating current (AC) voltage, and converting the AC voltage into a DC voltage for providing to the power supply unit in the image processing apparatus.

### Claim 17

An image processing unit, comprising:
an always on circuit block, configured to receive a first bias voltage from a power supply unit; and
a non-always on circuit block, wherein when the non-always on circuit block operates under a first operation mode, the non-always on circuit block receives a second bias voltage from the power supply unit, and when the non-always on circuit block operates under a second operation mode, the non-always on circuit block stops receiving the second bias voltage from the power supply unit;
wherein the always on circuit block outputs an operation stop signal to the non-always on circuit block according to a first event trigger signal, the non-always on circuit block outputs a power down signal to the always on circuit block according to the operation stop signal, the always on circuit block controls the power supply unit to stop supplying the second bias voltage to the non-always on circuit block according to the power down signal, such that the non-always on circuit block enters the second operation mode from the first operation mode.

### Claim 18 (depends on 17)

The image processing unit as claimed in claim 17, wherein the non-always on circuit block comprises a microcontroller of the image processing unit, and when the non-always on circuit block operates under the second operation mode, at least the microcontroller in the non-always on circuit block is powered down.

### Claim 19 (depends on 17)

The image processing unit as claimed in claim 17, wherein when the non-always on circuit block operates under the first operation mode, the non-always on circuit block performs an image processing operation on an image input signal, and when the non-always on circuit block operates under the second operation mode, the non-always on circuit block stops the image processing operation.

### Claim 20 (depends on 17)

The image processing unit as claimed in claim 17, wherein the always on circuit block controls the power supply unit to start supplying the second bias voltage to the non-always on circuit block according to a second event trigger signal, such that the non-always on circuit block enters the first operation mode from the second operation mode.

### Claim 21

An image processing unit, comprising:
an always on circuit block, configured to receive a first bias voltage from a power supply unit; and
a non-always on circuit block, wherein when the non-always on circuit block operates under a first operation mode, the non-always on circuit block receives a second bias voltage from the power supply unit, and when the non-always on circuit block operates under a second operation mode, the non-always on circuit block stops receiving the second bias voltage from the power supply unit,
wherein the always on circuit block outputs a power down signal to the power supply unit according to a first event trigger signal, the power supply unit stops supplying the second bias voltage to the non-always on circuit block according to the power down signal, such that the non-always on circuit block enters the second operation mode from the first operation mode.

### Claim 22 (depends on 21)

The image processing unit as claimed in claim 21, wherein the non-always on circuit block comprises a microcontroller of the image processing unit, and when the non-always on circuit block operates under the second operation mode, at least the microcontroller in the non-always on circuit block is powered down.

### Claim 23 (depends on 21)

The image processing unit as claimed in claim 21, wherein when the non-always on circuit block operates under the first operation mode, the non-always on circuit block performs an image processing operation on an image input signal, and when the non-always on circuit block operates under the second operation mode, the non-always on circuit block stops the image processing operation.

### Claim 24 (depends on 21)

The image processing unit as claimed in claim 21, wherein the always on circuit block controls the power supply unit to start supplying the second bias voltage to the non-always on circuit block according to a second event trigger signal, such that the non-always on circuit block enters the first operation mode from the second operation mode.
