# US 2014/0195713 A1 · Computer System Including CPU or Peripheral Bridge to Communicate Serial Bits of Peripheral Component Interconnect Bus Transaction and Low Voltage Differential Signal Channel to Convey the Serial Bits

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 2014/0195713 A1
- Document ID: US20140195713A1
- Status: Published application
- Kind: A1
- Application number: 14/209,922
- Filed: 2014-03-13
- Published: 2014-07-10
- Earliest claimed: 1999-05-14
- Assignees: Acqis LLC
- Applicants: Acqis LLC
- Inventors: William W. Y. Chu
- Web page: https://patentgrep.com/patent/US20140195713A1

## CPC

- G06F 13/4282: {on a serial bus, e.g. I2C bus, SPI bus (on daisy chain buses G06F13/4247)}
- G06F 1/08: Clock generators with changeable or programmable clock frequency
- G06F 1/12: Synchronisation of different clock signals {provided by a plurality of clock generators}
- G06F 1/1632: {External expansion units, e.g. docking stations}
- G06F 13/102: {where the program performs an interfacing function, e.g. device driver (G06F13/105 takes precedence; contention policies within device drivers G06F9/4881; scheduling within device drivers G06F9/52)}
- G06F 13/20: for access to input/output bus
- G06F 13/385: {for adaptation of a particular data processing system to different peripheral devices}
- G06F 13/4027: {using bus bridges (G06F13/4022 takes precedence)}
- G06F 13/4068: {Electrical coupling}
- G06F 13/409: {Mechanical coupling (back panels H05K7/1438)}
- G06F 13/42: Bus transfer protocol, e.g. handshake; Synchronisation
- G06F 13/4221: {being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus}
- Y02D 10/00: Energy efficient computing, e.g. low power processors, power management or thermal management
- G06F: ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models G06N)
- Y02D: CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE

## Abstract

A computer system for multi-processing purposes. The computer system has a console comprising a first coupling site and a second coupling site. Each coupling site comprises a connector. The console is an enclosure that is capable of housing each coupling site. The system also has a plurality of computer modules, where each of the computer modules is coupled to a connector. Each of the computer modules has a processing unit, a main memory coupled to the processing unit, a graphics controller coupled to the processing unit, and a mass storage device coupled to the processing unit. Each of the computer modules is substantially similar in design to each other to provide independent processing of each of the computer modules in the computer system.

## Claims

### Claim 1

A computer, comprising:
an integrated central processing unit, interface controller and Phase-Locked Loop (PLL) clock circuitry in a single chip,
a Low Voltage Differential Signal (LVDS) channel directly extending from the interface controller to convey address and data bits of a Peripheral Component Interconnect (PCI) bus transaction in a serial form, wherein the first LVDS channel comprises a first unidirectional, differential signal pair to convey data in a first direction and a second unidirectional, differential signal pair to convey data in a second, opposite direction; and
wherein the PLL clock circuitry generates different clock frequencies, and the interface controller conveys the PCI bus transaction through the LVDS channel based on the different clock frequencies.

### Claim 2 (depends on 1)

The computer of claim 1 wherein the interface controller conveys the PCI bus transaction through the LVDS channel based on a selected frequency of the different clock frequencies.

### Claim 3 (depends on 1)

The computer of claim 1 wherein the interface controller is configurable to convey the PCI bus transaction with different serialized forms through the LVDS channel on different numbers of differential signal pairs.

### Claim 4

A computer, comprising:
a central processing unit;
an integrated peripheral bridge, interface controller, and Phase-Locked Loop (PLL) clock circuitry in a single chip, directly coupled to the central processing unit without any intervening PCI bus;
a low voltage differential signal (LVDS) channel directly extending from the interface controller comprising at least two serial channels of unidirectional, differential signal pairs to convey data in opposite directions, wherein the LVDS channel conveys encoded address and data bits of a Peripheral Component Interconnect (PCI) bus transaction in serial form; and
wherein the PLL clock circuitry generates different clock frequencies, and the interface controller conveys the PCI bus transaction through the LVDS channel based on the different clock frequencies.

### Claim 5 (depends on 4)

The computer of claim 4 wherein the interface controller conveys the PCI bus transaction with different data rate frequencies through the LVDS channel based on the different clock frequencies.

### Claim 6 (depends on 4)

The computer of claim 4 wherein the interface controller is configurable to convey the PCI bus transaction with different serialized forms through the LVDS channel on different numbers of differential signal pairs.

### Claim 7

A printed circuit board, comprising:
a central processing unit connected directly to a first Low Voltage Differential Signal (LVDS) channel to convey encoded address and data bits of a Peripheral Component Interconnect (PCI) bus transaction in serial form, wherein the LVDS channel comprises four or more unidirectional, differential signal line pairs to convey data in a first direction, and four or more unidirectional, differential signal line pairs to convey data in a second, opposite direction,
an interface controller comprising Phased-Locked Loop (PLL) clock circuitry, coupled to a second Low Voltage Differential Signal (LVDS) channel with two sets of unidirectional, differential signal line pairs to convey serial data in opposite direction, and
a socket for a system memory module directly coupled to the central processing unit.

### Claim 8 (depends on 7)

The printed circuit board of claim 7, wherein the interface controller is configurable to convey encoded address and data bits of a Peripheral Component Interconnect (PCI) bus transaction with different serialized forms, through the second LVDS channel on different numbers of differential signal pairs.

### Claim 9 (depends on 7)

The printed circuit board of claim 7, wherein the PLL clock circuitry generates different clock frequencies; and wherein the interface controller generates a data transfer frequency based on one of the different clock frequencies, to convey encoded address and data bits of a Peripheral Component Interconnect (PCI) bus transaction through the second LVDS channel.

### Claim 10

A printed circuit board, comprising:
a central processing unit;
a peripheral bridge directly coupled to the central processing unit without any intervening Peripheral Component Interconnect (PCI) bus;
a low voltage differential signal (LVDS) channel directly extending from the peripheral bridge comprising two unidirectional, serial channels of multiple differential signal line pairs to convey data in opposite directions, wherein the LVDS channel conveys address and data bits of a PCI bus transaction in serial form; and
a network controller coupled to the central processing unit.

### Claim 11 (depends on 10)

The printed circuit board of claim 10 wherein the peripheral bridge comprises an interface controller directly coupled to the LVDS channel, wherein the interface controller is configurable to convey the PCI bus transaction through the LVDS channel with different serialized forms on different numbers of differential signal pairs.

### Claim 12 (depends on 11)

The printed circuit board of claim 11 wherein the interface controller couples to Phased-Locked Loop (PLL) clock circuitry, and wherein the interface controller generates different data transfer frequencies based on different frequencies generated by the PLL clock circuitry, to convey the PCI bus transaction through the LVDS channel.

### Claim 13

A computer, comprising:
an integrated central processing unit and interface controller in a single chip;
a first Low Voltage Differential Signal (LVDS) channel directly extending from the interface controller to convey address and data bits of a Peripheral Component Interconnect (PCI) bus transaction in a serial bit stream, wherein the first LVDS channel comprises first unidirectional, multiple, differential signal pairs to convey data in a first direction and second unidirectional, multiple, differential signal pairs to convey data in a second, opposite direction; and
a system memory directly coupled to the integrated central processing unit and interface controller.

### Claim 14 (depends on 13)

The computer of claim 13, wherein the interface controller is configurable to convey the PCI bus transaction through the LVDS channel on different numbers of differential signal pairs.

### Claim 15 (depends on 13)

The computer of claim 13, further comprising a connector adapted to convey a serial bit stream of address and data bits of a PCI bus transaction through a second Low Voltage Differential Signal (LVDS) channel comprising two unidirectional, differential signal pairs that transmit data in opposite directions.

### Claim 16 (depends on 15)

The computer of claim 15, wherein the second LVDS channel is configurable in different numbers of differential signal pairs to transmit the PCI bus transaction.

### Claim 17 (depends on 13)

The computer of claim 13, wherein the interface controller couples to Phase-Locked Loop (PLL) clock circuitry, and wherein the interface controller generates a data transfer signal to convey the PCI bus transaction through the LVDS channel based on one of the different clock frequencies generated by the PLL clock circuitry.

### Claim 18

A computer system, comprising:
a computer with
a connector configurable for coupling to a console;
an integrated central processing unit, graphics subsystem and interface controller in a single chip;
a first Low Voltage Differential Signal (LVDS) channel directly coupled to the interface controller, adapted to convey encoded address and data bits of a Peripheral Component Interconnect (PCI) bus transaction in serial form, wherein the first LVDS channel comprises a first plurality of unidirectional, differential signal pairs to convey data in a first direction and a second plurality of unidirectional, differential signal pairs to convey data in a second, opposite direction;
wherein the integrated graphics subsystem directly outputs digital video display signals in a third differential signal channel; and
wherein the integrated interface controller is configurable to convey the PCI bus transaction on different numbers of differential signal pairs.

### Claim 19 (depends on 18)

The computer system of claim 18, wherein the interface controller couples to Phased-Locked Loop (PLL) clock circuitry, and wherein the interface controller generates a first data transfer signal to convey the PCI bus transaction through the LVDS channel based on one of the different clock frequencies generated by the PLL clock circuitry.

### Claim 20 (depends on 19)

The computer system of claim 19, wherein the interface controller generates a second data transfer signal to convey the PCI bus transaction through the LVDS channel based on another one of the different clock frequencies generated by the PLL clock circuitry.

### Claim 21 (depends on 18)

The computer system of claim 18, wherein the interface controller is configurable to convey the PCI bus transaction through the first LVDS channel on different numbers of differential signal pairs.

### Claim 22

A computer, comprising:
an integrated central processing unit, graphics subsystem and interface controller in a single chip, wherein the integrated interface controller is directly coupled to a first Low Voltage Differential Signal (LVDS) channel comprising two sets of unidirectional, multiple serial bit channels communicating encoded address and data bits of a Peripheral Component Interconnect (PCI) bus transaction in opposite directions;
a connector adapted to convey digital video display signals from a differential signal channel directly connected to the integrated graphics subsystem, and a serial bit stream of encoded address and data bits of a PCI bus transaction in a second LVDS channel comprising unidirectional, differential signal pairs; and
wherein the computer couples to a console through the connector.

### Claim 23 (depends on 22)

The computer of claim 22, wherein the interface controller is configurable to couple to different numbers of serial bit channels to convey the PCI bus transaction through the LVDS channel.

### Claim 24 (depends on 22)

The computer system of claim 22, wherein the second LVDS channel is configurable in different numbers of differential signal pairs to transmit the PCI bus transaction.

### Claim 25 (depends on 22)

The computer of claim 22, wherein the integrated interface controller couples to Phase-Locked Loop (PLL) clock circuitry in the single chip, and wherein the interface controller generates different data transfer frequencies to convey the PCI bus transaction through the LVDS channel based on different clock frequencies generated by the PLL clock circuitry.

### Claim 26 (depends on 22)

The computer of claim 22, wherein the differential signal channel uses Transition Minimized Differential Signaling (TMDS) to convey digital video display signals.

### Claim 27

A computer comprising
an integrated central processing unit and graphics subsystem in a single chip directly coupled to a first Low Voltage Differential Signal (LVDS) channel comprising two sets of unidirectional, multiple serial bit channels transmitting encoded address and data bits of a Peripheral Component Interconnect (PCI) bus transaction in opposite directions;
an interface controller directly coupled to a second LVDS channel comprising two sets of unidirectional, serial bit channels to transmit data in opposite directions;
a connector coupled to the interface controller adapted to convey a serial bit stream of encoded address and data bits of a PCI bus transaction from the second LVDS channel; and
a console, wherein the computer is adapted to couple to the console through the connector.

### Claim 28 (depends on 27)

The computer of claim 27, wherein the interface controller is configurable to couple to different numbers of serial bit channels to convey the PCI bus transaction to the connector through the second LVDS channel.

### Claim 29 (depends on 27)

The computer of claim 27, wherein the first LVDS channel is adaptable to different data transfer frequencies to convey the PCI bus transaction.

### Claim 30

A modular system, comprising:
a computer comprising:
a central processing unit directly connected to a first Low Voltage Differential Signal (LVDS) channel comprising two sets of four or more, unidirectional, differential signal pairs transmitting data packets serially in opposite directions, wherein the data packets communicate encoded address and data bits of a Peripheral Component Interconnect (PCI) bus transaction in serial form,
a system memory directly connected to the central processing unit, and
a connector adapted to convey digital video display signals and to transmit a serial bit stream of encoded address and data bits of a PCI bus transaction through a second LVDS channel comprising two sets of unidirectional, differential signal pairs in opposite direction; and
a console, wherein the computer is adapted to couple to the console through the connector.

### Claim 31 (depends on 30)

The modular computer of claim 30, wherein the first LVDS channel is adaptable to different data transfer frequencies to convey the PCI bus transaction.

### Claim 32 (depends on 30)

The modular computer of claim 30, wherein the second LVDS channel is configurable in different numbers of differential signal pairs to convey the PCI bus transaction.

### Claim 33

A computer, comprising:
a central processing unit comprising an interface controller directly connected to a first Low Voltage Differential Signal (LVDS) channel comprising at least two sets of unidirectional, multiple, differential signal pairs transmitting encoded address and data bits of a Peripheral Component Interconnect (PCI) bus transaction in opposite directions, wherein the interface controller is configured to convey the PCI bus transaction through the LVDS channel in different numbers of differential signal pairs;
a system memory directly connected to the central processing unit;
a mass storage device coupled to the central processing unit; and
a second Low Voltage Differential Signal (LVDS) channel comprising two sets of unidirectional, differential signal pairs transmitting data serially in opposite directions, wherein the second LVDS channel is a point-to-point data communication link.

### Claim 34 (depends on 33)

The computer of claim 33, wherein the computer couples to a console and wherein the central processing unit communicates to the console through the second LVDS channel utilizing a Universal Serial Bus (USB) protocol.

### Claim 35 (depends on 33)

The computer of claim 33, wherein the interface controller comprises Phased-Locked Loop (PLL) clock circuitry, and wherein the interface controller generates a data transfer signal to convey the PCI bus transaction through the first LVDS channel based on one of the different clock frequencies generated by the PLL clock circuitry.

### Claim 36

A computer, comprising:
an integrated central processing unit and graphics subsystem in a single chip;
a first Low Voltage Differential Signal (LVDS) channel directly extending from the integrated central processing unit and graphics subsystem, wherein the first LVDS channel comprises a first unidirectional, differential signal pair to convey data in a first direction and a second unidirectional, differential signal pair to convey data in a second, opposite direction, wherein the first LVDS channel conveys data using a Universal Serial Bus (USB) protocol;
a system memory directly coupled to the integrated central processing unit and graphics subsystem; and
a graphics memory directly coupled to the integrated central processing unit and graphics subsystem.

### Claim 37 (depends on 36)

The computer of claim 36, further comprising a connector adapted to convey encoded address and data bits of a Peripheral Component Interconnect (PCI) bus transaction through a second LVDS channel comprising two unidirectional, differential signal pairs that transmit data in opposite directions.

### Claim 38 (depends on 37)

The computer of claim 37, wherein the second LVDS channel is configurable to convey the PCI bus transaction on different numbers of differential signal pairs.

### Claim 39

A computer, comprising:
an integrated central processing unit and interface controller in a single chip;
a Low Voltage Differential Signal (LVDS) channel directly extending from the integrated central processing unit and interface controller to convey encoded address and data bits of a Peripheral Component Interconnect (PCI) bus transaction in a serial form, wherein the LVDS channel comprises a first unidirectional, multiple, differential signal line pairs to convey data in a first direction and a second unidirectional, multiple, differential signal line pairs to convey data in a second, opposite direction;
a socket for a system memory module, directly coupled to the integrated central processing unit and interface controller; and
wherein the interface controller is configurable to convey the PCI bus transaction through the LVDS channel on different numbers of differential signal line pairs.

### Claim 40 (depends on 39)

The computer of claim 39, further comprising a second Low Voltage Differential Signal (LVDS) channel comprising two sets of unidirectional, differential signal pairs transmitting data serially in opposite directions to convey data using a Universal Serial Bus (USB) protocol.