# US 2014/0192036 A1 · Pixel circuits, display apparatuses including the pixel circuits, and methods of driving the display apparatuses

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 2014/0192036 A1
- Document ID: US20140192036A1
- Status: Published application
- Kind: A1
- Application number: 14/182,717
- Filed: 2014-02-18
- Published: 2014-07-10
- Earliest claimed: 2010-03-26
- Assignees: Samsung Electronics Co., Ltd.
- Applicants: Samsung Electronics Co., Ltd.
- Inventors: Jung-woo KIM; Young-tea CHUN
- Web page: https://patentgrep.com/patent/US20140192036A1

## CPC

- G09G 5/00: Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators (image data processing or generation, in general G06T)
- G09G 3/3433: {using light modulating elements actuated by an electric field and being other than liquid crystal devices and electrochromic devices (using liquid crystal devices G09G3/36; using electrochromic devices G09G3/38)}
- G09G 3/035: {for flexible display surfaces}
- G09G 3/2022: {using sub-frames}
- G09G 3/3648: {using an active matrix (G09G3/367 - G09G3/3696 take precedence)}
- G09G 2300/08: Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G 2380/02: Flexible displays
- G09G: ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION (arrangements for transferring data between digital computers and displays G06F3/14; static indicating arrangements comprising an association of a number of separate sources or light control cells G09F9/00; static indicating arrangements comprising integral associations of a number of light sources H01J, H01K, H10H, H05B33/12; scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission, details thereof H04N1/00)

## Abstract

Example embodiments are directed to a pixel circuit, a display apparatus including the pixel circuit, and a method of driving the display apparatus. The pixel circuit of the display apparatus uses a first transistor as a switching transistor to which a plurality of scan signals and a plurality of data signals are applied. The first transistor controls a second transistor to turn ON or OFF by storing the scan signals in a capacitor electrically connected to a second electrode of the first transistor. A first and second common power is applied to an opposite electrode of a display element and a second electrode of the second transistor, respectively, thereby separating an addressing operation and a displaying operation performed with respect to all of pixels.

## Claims

### Claim at position 1

-4. (canceled)

### Claim 5

A display apparatus comprising:
a plurality of scan lines to which a plurality of scan signals are applied;
a plurality of data lines intersecting the plurality of scan lines and to which a plurality of data signals are applied;
a first common power line to which a first common power is supplied;
a second common power line to which a second common power is supplied; and
a plurality of pixels at intersections of the plurality of scan lines and the plurality of data lines,
wherein each of the plurality of pixels includes:
a display element including a pixel electrode and an opposite electrode electrically connected to the first common power line;
a first transistor including a first electrode electrically connected to one of the plurality of data lines and to which a data signal is applied, a second electrode electrically connected to a first node, and a first gate electrically connected to one of the plurality of scan lines and to which a scan signal is applied;
a capacitor including a third electrode electrically connected to the first node and a fourth electrode; and
a second transistor including a fifth electrode electrically connected to the pixel electrode, a sixth electrode electrically connected to the second common power line, and a second gate electrically connected to the first node.

### Claim 6 (depends on 5)

The display apparatus of claim 5, wherein the fourth electrode of the capacitor is electrically connected to the second common power line or is grounded.

### Claim 7 (depends on 5)

The display apparatus of claim 5, wherein the first and second transistors are amorphous silicone thin film transistors or oxide thin film transistors.

### Claim 8 (depends on 5)

The display apparatus of claim 5, further comprising:
a scan driver configured to supply the scan signals to each of the plurality of scan lines;
a data driver configured to supply the data signals to each of the plurality of data lines; and
a power supply unit configured to supply the first common power and the second common power to the first and second common power lines, respectively.

### Claim 9 (depends on 5)

The display apparatus of claim 5, wherein the display element is an electrochromic element, a liquid crystal element, or an electronic ink element.

### Claim 10 (depends on 5)

The display apparatus of claim 5, wherein the pixel electrode, the first transistor, the second transistor, the capacitor, the plurality of scan lines, the plurality of data lines and the second common power line of the display element are on a first substrate,
the opposite electrode and the first common power line of the display element are on a second substrate facing the first substrate, and
the plurality of scan lines and the second common power line are on the first substrate in a same layer.

### Claim 11

A method of driving a display apparatus including a plurality of scan lines to which a plurality of scan signals are applied; a plurality of data lines intersecting the plurality of scan lines and to which a plurality of data signals are applied; a first common power line to which a first common power is supplied; a second common power line to which a second common power is supplied; and a plurality of pixels at intersections of a plurality of scan lines and a plurality of data lines, each of the plurality of pixels including a display element including a pixel electrode and an opposite electrode; a first transistor including a first electrode electrically connected to one of the plurality of data lines, a second electrode electrically connected to a first node, and a first gate electrically connected to one of the plurality of scan lines; a capacitor including a third electrode electrically connected to the first node and a fourth electrode; and a second transistor including a fifth electrode electrically connected to the pixel electrode, a sixth electrode, and a second gate electrically connected to the first node, the method comprising:
an addressing operation of writing image information on all of the plurality of pixels by delivering, a plurality of data signals and a plurality of scan signals to the plurality of pixels; and
a displaying operation of displaying an image according to the image information on each of the plurality of pixels by applying common power to all of the plurality of pixels.

### Claim 12 (depends on 11)

The method of claim 11, wherein the addressing operation comprises:
sequentially delivering the plurality of scan signals to the plurality of scan lines;
delivering the plurality of data signals to the plurality of data lines;
delivering the plurality of data signals to the first node according to the delivered scan lines; and
storing the plurality of data signals in the capacitor.

### Claim 13 (depends on 12)

The method of claim 12, wherein the displaying operation comprises:
commonly applying a first common power to the opposite electrode of the display element;
commonly applying a second common power to the sixth electrode of the second transistor; and
applying the second common power to the pixel electrode of the display element according to the data signals stored in the capacitor.

### Claim 14 (depends on 13)

The method of claim 13, wherein a potential difference between the first common power and the second common power is inverted before a succeeding frame of an image is displayed.

### Claim 15 (depends on 13)

The method of claim 13, wherein the first common power and the second common power are simultaneously applied to all of the plurality of pixels.

### Claim 16 (depends on 15)

The method of claim 15, wherein a potential difference between the first common power and the second common power is inverted before a succeeding frame of an image is displayed.

### Claim 17 (depends on 11)

The method of claim 11, wherein a gradation is expressed by dividing a frame into a plurality of sub-frames, and performing the addressing operation and the displaying operation with respect to each of the plurality of sub-frames.