# US 2014/0191790 A1 · Offset cancelling circuit and method > Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt - Number: US 2014/0191790 A1 - Document ID: US20140191790A1 - Status: Published application - Kind: A1 - Application number: 14/206,857 - Filed: 2014-03-12 - Published: 2014-07-10 - Earliest claimed: 2010-06-08 - Assignees: Semiconductor Components Industries, LLC - Applicants: Semiconductor Components Industries, LLC - Inventors: Takashi Ogawa - Web page: https://patentgrep.com/patent/US20140191790A1 ## CPC - H03K 5/003: Changing the DC level (reinsertion of DC component of a television signal H04N5/16) - G01R 33/072: {Constructional adaptation of the sensor to specific applications} - H03F 2200/261: Amplifier which being suitable for instrumentation applications - H03F 2203/45138: Two or more differential amplifiers in IC-block form are combined, e.g. measuring amplifiers - H03K: PULSE TECHNIQUE (measuring pulse characteristics G01R; modulating sinusoidal oscillations with pulses H03C; transmission of digital information H04L; discriminator circuits detecting phase difference between two signals by counting or integrating cycles of oscillation H03D3/04; automatic control, starting, synchronisation or stabilisation of generators of electronic oscillations or pulses where the type of generator is irrelevant or unspecified H03L; coding, decoding or code conversion, in general H03M) - G01R: MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES (indicating correct tuning of resonant circuits H03J3/12) - H03F: AMPLIFIERS ## Abstract When a voltage is applied from outside such that a current flowing in a Hall element is switched, each of a plurality of capacitors is charged with an output voltage of the Hall element in each state. A dummy switching element is connected to a switching element which connects the plurality of capacitors in parallel to each other, the dummy switching element and the switching element being controlled to be switched ON and OFF exclusively with respect to each other. ## Claims ### Claim 1 (canceled) ### Claim 2 (canceled) ### Claim 3 (canceled) ### Claim 4 (canceled) ### Claim 5 (canceled) ### Claim 6 (canceled) ### Claim 7 (canceled) ### Claim 8 (canceled) ### Claim 9 An offset cancellation circuit, comprising: a first switching network having a plurality of inputs and first and second outputs; a second switching network having first and second inputs, first and second outputs, and a plurality of connection nodes, the first input of the second switching network coupled to the first output of the first switching network; a first capacitor having first and second terminals, the first terminal of the first capacitor coupled to a first connection node of the plurality of connection nodes and the second terminal of the first capacitor coupled to a second connection node of the plurality of connection nodes; a second capacitor having first and second terminals, the first terminal of the second capacitor coupled to a third connection node of the plurality of connection nodes and the second terminal of the second capacitor coupled to a fourth connection node of the plurality of connection nodes; and a first dummy switching element coupled to the first output of the second switching network. ### Claim 10 (depends on 9) The offset cancellation circuit of claim 9, further including: a second dummy switching element coupled to the second output of the second switching network; a switching element having first and second terminals, the first terminal of the switching element coupled to the second switching network; and a third dummy switching element coupled to the second terminal of the switching element. ### Claim 11 (depends on 9) The offset cancellation circuit of claim 9, further including an amplifier circuit having at least first and second inputs and first and second outputs, the first and second inputs of the amplifier circuit coupled to the first and second outputs of the first switching network, respectively, and the first and second outputs of the amplifier circuit coupled to the first and second inputs of the second switching network, respectively. ### Claim 12 (depends on 9) The offset cancellation circuit of claim 9, wherein the first switching network comprises: a first switching element having first and second terminals; a second switching element having first and second terminals, the second terminal of the second switching element coupled to the second terminal of the first switching element; a third switching element having first and second terminals; and a fourth switching element having first and second terminals, the second terminal of the fourth switching element coupled to the second terminal of the third switching element. ### Claim 13 (depends on 12) The offset cancellation network of claim 12, wherein the first terminals of the first, second, third, and fourth switching elements are coupled for receiving first, second, third, and fourth Hall element output voltages, respectively. ### Claim 14 (depends on 12) The offset cancellation network of claim 12, wherein the second switching network comprises: a fifth switching element having first and second terminals, the first terminal of the fifth switching element coupled to the first terminal of the second capacitor at a first node; a sixth switching element having first and second terminals, the second terminal of the sixth switching element coupled to the second terminal of the fifth switching element and second terminal of the sixth switching element coupled to the second terminal of the first capacitor at a third node; a seventh switching element having first and second terminals, the first terminal of the seventh switching element coupled to the first terminal of the first capacitor at a second node; and an eighth switching element having first and second terminals, the second terminal of the eighth switching element coupled to the second terminal of the seventh switching element and the second terminal of the eight switching element coupled to the second terminal of the second capacitor at a fourth node. ### Claim 15 (depends on 14) The offset cancellation network of claim 14, further including: a ninth switching element having first and second terminals, the first terminal of the ninth switching element coupled to the first node; and a tenth switching element having first and second terminals, the first terminal of the tenth switching element coupled to the second node, the second terminals of the ninth and tenth switching elements coupled together to form a fifth node. ### Claim 16 (depends on 15) The offset cancellation network of claim 15, further including an eleventh switching element having first and second terminals, the first terminal of the eleventh switching element coupled to the fourth node; and a twelfth switching element having first and second terminals, the first terminal of the twelfth switching element coupled to the third node, the second terminals of the eleventh and twelfth switching elements coupled together to form a sixth node. ### Claim 17 (depends on 16) The offset cancellation network of claim 16, wherein the first dummy switching element is coupled to the sixth node and further including a second dummy switching element coupled to the sixth node. ### Claim 18 (depends on 17) The offset cancellation network of claim 17, further including a a thirteenth switching element having first and second terminals, the first terminal coupled to the fifth node; and a third dummy switching element coupled to the second terminal of the thirteenth switching element. ### Claim 19 A method for cancelling offset, comprising: charging a first capacitor to a first voltage level; charging channels of a plurality of dummy switching elements to a first charge level; charging a second capacitor to a second voltage level; charging the channels of the plurality of dummy switching elements to a second charge level; and coupling the first and second capacitors in parallel with each other and redistributing the charge from the channels of the plurality of dummy switching elements to the first and second capacitors. ### Claim 20 (depends on 19) The method of claim 19, wherein charging the first capacitor comprises: configuring a first plurality of switches to generate first and second voltages; amplifying the first and second voltages to generate first and second amplified voltages; and configuring a second plurality of switches to charge the first capacitor using the first and second amplified voltages. ### Claim 21 (depends on 20) The method of claim 20, wherein charging the second capacitor comprises: configuring the first plurality of switches to generate third and fourth voltages; amplifying the third and fourth voltages to generate third and fourth amplified voltages; and configuring the second plurality of switches to charge the second capacitor using the third and fourth amplified voltages. ### Claim 22 (depends on 21) The method of claim 21, wherein charging the channels of a plurality of dummy switching elements to a first charge level and charging the plurality of dummy switching elements to the second voltage level comprises setting the plurality of dummy switching elements to an ON state. ### Claim 23 (depends on 21) The method of claim 21, wherein coupling the first and second capacitors in parallel with each other comprises closing a third plurality of switches. ### Claim 24 (depends on 21) The method of claim 21, wherein redistributing the charge from the channels of the plurality of dummy switching elements to the first and second capacitors comprises setting the plurality of dummy switching elements to an OFF state. ### Claim 25 A method for cancelling offset, comprising: providing a first switching network having a plurality of inputs and first and second outputs, wherein first, second, third, and fourth inputs of the plurality of inputs are coupled for receiving corresponding Hall element voltages; providing a second switching network having first and second inputs and first and second outputs, the first and second inputs of the second switching network coupled to the first and second outputs of the first switching network; providing a third switching network having first and second inputs and an output; coupling a first capacitor between the first output of the second switching network and the first input of the third switching network; coupling a second capacitor between the second output of the second switching network and the second input of the third switching network; coupling a plurality of dummy switching elements to the third switching network; and redistributing charge from the plurality of dummy switching elements to the third switching network. ### Claim 26 (depends on 25) The method of claim 25, wherein redistributing the charge from the plurality of dummy switching elements to the third switching network includes switching on the third switching network and switching off the plurality of dummy switching elements. ### Claim 27 (depends on 26) The method of claim 26, further including charging the first and second capacitors with the corresponding Hall element voltages. ### Claim 28 (depends on 25) The method of claim 25, wherein charging the first capacitor comprises configuring the first switching network to be in a first state; charging the second capacitor comprises configuring the second switching network to be in a second state; and redistributing the charge from the plurality of dummy switches to the third switching network comprises configuring the third switching network to be in an output state.