Atomic write and read microprocessor instructions
AssigneeTelefonaktiebolaget L M Ericsson (publ)
InventorsEVAN GEWIRTZ, ROBERT HATHAWAY, EDWARD HO, STEPHAN MEIER
Life of this patent
Estimating the term…
Loading patent…
AssigneeTelefonaktiebolaget L M Ericsson (publ)
InventorsEVAN GEWIRTZ, ROBERT HATHAWAY, EDWARD HO, STEPHAN MEIER
Estimating the term…
Methods and apparatus for performing an atomic hardware operation (HWOP) instruction. According to a method in a computer processor coupled to a memory, the method includes fetching, decoding, and executing the atomic HWOP instruction. The instruction includes a source operand indicating a source location and a destination operand indicating a destination location, wherein each of the source location and the destination location is either a register of the computer processor or an address of the memory. Executing the atomic HWOP instruction includes sending a message to an external agent to cause the external agent to atomically access a set of one or more memory locations of the memory based upon a value stored at the source location, and return a result obtained from said atomic access of the set of memory locations to the destination location. The external agent is external to the computer processor.
A method of performing an atomic hardware operation (HWOP) instruction in a computer processor coupled to a memory, the method comprising:
An apparatus comprising:
A non-transitory machine-readable storage medium including a computer program operable to translate non-native program instructions to form native program instructions decodable by an apparatus for processing data having processing logic operable to perform data processing operations and an instruction decoder operable to decode an atomic hardware operation (HWOP) instruction to perform data processing operations specified by the native program instructions, wherein the atomic HWOP instruction includes a source operand indicating a source location and a destination operand indicating a destination location, wherein each of the source location and the destination location is either a register or an address of a memory, and wherein the native program instructions comprise:
Dependencies are inferred from the claim text.