Multi-dimensional hardware data training between memory controller and memory
AssigneeNVIDIA Corporation
InventorsVenkata Ramana Malladi, Tony Yuhsiang Cheng, Ambuj Kumar, Brian Keith Langendorf
Life of this patent
Estimating the term…
Loading patent…
AssigneeNVIDIA Corporation
InventorsVenkata Ramana Malladi, Tony Yuhsiang Cheng, Ambuj Kumar, Brian Keith Langendorf
Estimating the term…
A method of training a memory interface between a memory controller and a memory module. The method includes programming a delay line of a data strobe with a delay value and programming a reference voltage with a voltage value. The method then writes a data bit pattern to the memory module wherein the data bit pattern is of a first plurality of unique data bit patterns. The data bit pattern is read back and a result is compared with the data bit pattern. A determination is made whether the memory module is in a pass state or an error state based on the comparing. The steps are repeated with another data bit pattern of the first plurality of data bit patterns. The method is repeated for each combination of the data strobe delay value and the reference voltage value.
A method of training a memory interface between a memory controller and a memory module, said method comprising:
A computer readable storage medium having stored thereon, computer executable instructions that, if executed by a computer system cause the computer system to perform a method of training a command signal for a memory module, said method comprising:
A system comprising:
Dependencies are inferred from the claim text.