Integrated mram module
AssigneeQUALCOMM Incorporated
InventorsXiangyu Dong, Jung Pill Kim, Jungwon Suh
Life of this patent
Estimating the term…
Abstract
Systems and methods for integrated magnetoresistive random access memory (MRAM) modules. An integrated circuit includes a processor without a last level cache integrated on a first chip a MRAM module comprising a MRAM last level cache and a MRAM main memory integrated on a second chip, wherein the MRAM module is a unified structure fabricated as monolithic package or a plurality of packages. The second package further includes memory controller logic. A simplified interface structure is configured to couple the first and the second package. The MRAM module is designed for high speed, high data retention, aggressive prefetching between the MRAM last level cache and the MRAM main memory, improved page handling, and improved seal ability.
Claims28
An integrated circuit comprising:
- a processor;
- a magnetoresistive random access memory (MRAM) module comprising a MRAM last level cache and a MRAM main memory;
- and
- an interface coupling the processor and the MRAM module.
The integrated circuit of claim I, wherein the MRAM module further comprises memory controller logic.
The integrated circuit of claim I. wherein the MRAM module is fabricated as a monolithic package.
A method of forming an integrated circuit, the method comprising:
- forming a processing chip without a last level cache on a first package;
- and
- forming a MRAM module comprising a MRAM last level cache and a MRAM main memory in a second package.
A system comprising:
- a processing means without a last level cache formed on a first package;
- and
- a magnetoresistive random access memory (MRAM) memory means comprising a last level cache and a main memory formed in a second package.
A method of forming an integrated circuit, the method comprising:
- step for forming a processing chip without a last level cache on a first package;
- and
- step for forming a MRAM module comprising a MRAM last level cache and a MRAM main memory in a second package.
Dependencies are inferred from the claim text.