Method and system for an adaptive negative-boost write assist circuit for memory architectures
AssigneeLSI Corporation
InventorsManish Trivedi, Ankur Goel, Setti Shanmukheswara Rao
Life of this patent
Estimating the term…
Abstract
Disclosed is an adaptive negative bit-line boost write assist technique in which coupling capacitance scales with the number of rows and thereby maintains a constant negative bit-line level. The change in the coupling capacitance in neighboring signals as the height increases is utilized. The change is utilized for negative bit-line voltage generation.
Claims12
A method of producing capacitive coupling in a memory architecture, said memory architecture comprising a plurality of bitcell rows and bitcell columns and at least one layer, said method comprising:
- placing at least one pair of metal lines over the rows of bitcells in an upper metal layer of the memory architecture wherein the metal lines produce a negative boost to bitlines in the memory architecture.
A system of producing capacitive coupling in a memory architecture, said system comprising:
- a MUX select signal;
- an input data signal;
- a BOOST signal;
- a selected bitline;
- a write common node;
- and
- a boost capacitor;
- wherein a write passgate turns on in response to the MUX select and input data signal, the boost signal is asserted high to discharge the bitline and write common node, and when it is determined that the bitline and write common node have been discharged to a Vss level, the boost signal is asserted low to produce capacitive coupling on the selected bitline and write common node with the boost capacitor.
Dependencies are inferred from the claim text.