Multiple-grid exposure method
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsWen-Chuan Wang, Shy-Jay Lin, Chih-Hsun Pei-Yi Liu, Jaw-Jung Shin, Burn Jeng Lin
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsWen-Chuan Wang, Shy-Jay Lin, Chih-Hsun Pei-Yi Liu, Jaw-Jung Shin, Burn Jeng Lin
Estimating the term…
A method for fabricating a semiconductor device is disclosed. An exemplary method includes receiving an integrated circuit (IC) layout design including a target pattern on a grid. The method further includes receiving a multiple-grid structure. The multiple-grid structure includes a number of exposure grid segments offset one from the other by an offset amount in a first direction. The method further includes performing a multiple-grid exposure to expose the target pattern on a substrate and thereby form a circuit feature pattern on the substrate. Performing the multiple-grid exposure includes scanning the substrate with the multiple-grid structure in a second direction such that a sub-pixel shift of the exposed target pattern occurs in the first direction, and using a delta time (Δt) such that a sub-pixel shift of the exposed target pattern occurs in the second direction.
A method comprising:
A method comprising:
A method comprising:
Dependencies are inferred from the claim text.