Bit generation apparatus and bit generation method
AssigneeMitsubishi Electric Corporation
InventorsKoichi Shimizu, Daisuke Suzuki, Tomomi Kasuya
Life of this patent
Estimating the term…
Loading patent…
AssigneeMitsubishi Electric Corporation
InventorsKoichi Shimizu, Daisuke Suzuki, Tomomi Kasuya
Estimating the term…
A bit generation apparatus includes a glitch generation circuit that generates glitch signals which include a plurality of pulses, and T-FF bit generation circuits which input the glitch signals, and based on either rising edges or falling edges of the plurality of pulses included in the glitch signals, generate a bit value of either 0 or 1. Each of the T-FF bit generation circuits generates a respective bit value based on either the parity of the number of rising edges or the parity of the number of falling edges of the plurality of pulses. As a result of employment of the T-FF bit generation circuits, circuits that are conventionally required but not essential for the glitch become unnecessary. This serves to prevent expansion in circuit scale and increase in processing time of bit generation for the bit generation circuit.
1-11. (canceled)
A bit generation apparatus comprising:
A bit generation method performed by a bit generation apparatus including a glitch generation section, a filter section and a bit value generation section, the method comprising:
Dependencies are inferred from the claim text.