Optimizing light extraction efficiency for an led wafer
AssigneeTSMC Solid State Lighting Ltd.
InventorsChyi-Shyuan Chern, Hsin-Hsien Wu, Yung-Hsin Yang, Ching-Hua Chiu
Life of this patent
Estimating the term…
Loading patent…
AssigneeTSMC Solid State Lighting Ltd.
InventorsChyi-Shyuan Chern, Hsin-Hsien Wu, Yung-Hsin Yang, Ching-Hua Chiu
Estimating the term…
The present disclosure involves a method of fabricating a light-emitting diode (LED) wafer. The method first determines a target surface morphology for the LED wafer. The target surface morphology yields a maximum light output for LEDs on the LED wafer. The LED wafer is etched to form a roughened wafer surface. Thereafter, using a laser scanning microscope, the method investigates an actual surface morphology of the LED wafer. Afterwards, if the actual surface morphology differs from the target surface morphology beyond an acceptable limit, the method repeats the etching step one or more times. The etching is repeated by adjusting one or more etching parameters.
A method of fabricating a photonic apparatus, comprising:
A method of fabricating a light-emitting diode (LED), comprising:
A method of fabricating a light-emitting diode (LED) wafer, comprising:
Dependencies are inferred from the claim text.