Dynamically controlled pipeline processing
OwnerWilliam Erik Andersoninventor
Life of this patent
Estimating the term…
Abstract
Systems, apparatuses, methods, and software for processing data in pipeline architectures are provided herein. In one example, a pipeline architecture is presented. The pipeline architecture includes a plurality of processing stages, linked in series, that iteratively process data as the data propagates through the plurality of processing stages. The pipeline architecture includes at least one other processing stage linked in series with and preceded by the plurality of processing stages and configured to iteratively process the data a number of times based at least on an iteration count comprising how many times the data was iteratively processed as the data propagated through the plurality of processing stages.
Claims22
A pipeline architecture comprising:
- a plurality of processing stages linked in series that iteratively process data as the data propagates through the plurality of processing stages;
- and
- at least one other processing stage linked in series with and preceded by the plurality of processing stages and configured to iteratively process the data a number of times based at least on an iteration count comprising how many times the data was iteratively processed as the data propagated through the plurality of processing stages.
An apparatus comprising:
- a plurality of processing stages linked in series that iteratively process data as the data propagates through the plurality of processing stages;
- and
- at least one other processing stage linked in series with and preceded by the plurality of processing stages and configured to iteratively process the data a number of times based at least in part on an iteration count comprising how many times the data was iteratively processed as the data propagated through the plurality of processing stages.
An apparatus comprising:
- a computer readable storage media;
- and
- program instructions stored on the computer readable storage media that, when used to configure a programmable logic device, establish a pipeline architecture on the programmable logic device, the pipeline architecture comprising:
- a plurality of processing stages linked in series that iteratively process data as the data propagates through the plurality of processing stages;
- and
- at least one other processing stage linked in series with and preceded by the plurality of processing stages that iteratively processes the data a number of times based at least in part on an iteration count comprising how many times the data was iteratively processed as the data propagated through the plurality of processing stages.
An apparatus comprising:
- a computer readable storage media;
- and
- program instructions stored on the computer readable storage media and comprising:
- a plurality of processing stages linked in series that iteratively process data as the data propagates through the plurality of processing stages;
- and
- at least one other processing stage linked in series with and preceded by the plurality of processing stages that iteratively process the data a number of times based at least in part on an iteration count comprising how many times the data was iteratively processed as the data propagated through the plurality of processing stages.
Dependencies are inferred from the claim text.