Information processing apparatus and method of controlling information processing apparatus
AssigneeFujitsu Limited
InventorsHideyuki Koinuma, Hideyuki Kizawa, Keiji Miyauchi
Life of this patent
Estimating the term…
Abstract
A hardware thread causes a SleepID register of a WAKEUP signal generation unit to store a SleepID that identifies the hardware thread when suspending a process due to waiting for a process by another CPU. The WAKEUP signal generation unit causes the WAKEUP data register of the WAKEUP signal generation unit to store a SleepID notified by a node when a process that the hardware thread waits ends. The WAKEUP signal generation unit outputs a WAKEUP signal that cancels the stop of the hardware thread to the hardware thread when the SleepIDs of the SleepID register and the WAKEUP data register agree with each other.
Claims7
An information processing apparatus that includes a plurality of nodes, wherein each of the nodes comprising:
- a processing unit that executes a process and controls a state of the process;
- a memory unit that stores identification information that identifies the processing unit, when the processing unit shifts the state of the process from a first state to a second state;
- a receiving unit that receives identification information transmitted from another processing unit included in the own node or another node;
- and
- an output unit that outputs a control signal that shifts the state of the process from the second state to the first state, when the identification information received by the receiving unit agrees with the identification information stored in the memory unit.
A method of controlling an information processing apparatus that includes a plurality of nodes, wherein each of the nodes including a processing unit that executes a process and controls a state of the process, the method comprising:
- storing in a memory unit, identification information that identifies the processing unit, when the processing unit shifts the state of the process from a first state to a second state;
- receiving identification information transmitted from another processing unit included in the own node or another node;
- outputting a control signal that shifts the state of the process from the second state to the first state, when the identification information received by the receiving unit agrees with the identification information stored in the memory unit.
Dependencies are inferred from the claim text.