Register file organization to share process context for heterogeneous multiple processors or joint processor
AssigneesSTMicroelectronics S.r.l., STMicroelectronics (Beijing) R&D Co., Ltd.
InventorsYongQiang WU, PengFei ZHU, HongXia SUN, Elio GUIDETTI
Life of this patent
Estimating the term…
Abstract
A register file organization is used to support multiple accesses from more than one processor or pipeline. This shared register file is organized for a multiple processor device that includes a high performance (HP) and a low power (LP) core. The shared register file includes separate HP and LP storage units coupled to separate HP and LP write and read ports.
Claims21
A shared register file, comprising:
- a high performance (HP) write port;
- a low power (LP) write port;
- a HP storage unit coupled to the HP write port;
- and
- a LP storage unit coupled to the LP write port.
A multiple processor device, comprising:
- a high performance (HP) core;
- a low performance (LP) core;
- and
- a shared register file comprising a high performance (HP) write port;
- a low power (LP) write port;
- a HP storage unit coupled to the HP write port;
- and a LP storage unit coupled to the LP write port, wherein
- the HP write port is coupled to the HP core and the LP write port is coupled to the LP core.
A method of mode transition for a shared register file, comprising:
- in a high performance (HP) mode, writing to both high speed storage units and low speed storage units in the shared register file;
- and
- in a low power (LP) mode, writing to only the low power storage units in the shared register file.
A computer program product comprising at least one computer readable storage medium having a computer readable program code portion stored thereon, the computer readable program code portion comprising:
- code for writing, in a high performance (HP) mode, to both high speed storage units and low speed storage units in the shared register file;
- and
- code for writing, in a low power (LP) mode, to only the low power storage units in the shared register file.
Dependencies are inferred from the claim text.