Package carrier and manufacturing method thereof
AssigneeSubtron Technology Co., Ltd.
InventorShih-Hao Sun
Life of this patent
Estimating the term…
Loading patent…
AssigneeSubtron Technology Co., Ltd.
InventorShih-Hao Sun
Estimating the term…
A manufacturing method of a package carrier is provided. A supporting board having an upper surface which a patterned circuit layer formed thereon is provided. A portion of the upper surface is exposed by the patterned circuit layer. An insulating layer and a conducting layer located at a first surface of the insulating layer are laminated onto the patterned circuit layer. The patterned circuit layer and the exposed portion of the upper surface are covered by the insulating layer. Plural conductive connection structures are formed on the patterned circuit layer. Plural of pads respectively connecting the conductive connection structures and exposing a portion of the first surface of the insulating layer is defined by patterning the conductive layer. The supporting board is removed so as to expose a second surface of the insulating layer. The second surface and a bonding surface of the patterned circuit layer are coplanar.
A manufacturing method of a package carrier, comprising:
A package carrier suitable for carrying at least a chip, the package carrier comprising:
Dependencies are inferred from the claim text.