Analog-digital converter and power saving method thereof
AssigneeElectronics and Telecommunications Research Institute
InventorsJaewon NAM, Young Kyun Cho, Yil Suk Yang
Life of this patent
Estimating the term…
Loading patent…
AssigneeElectronics and Telecommunications Research Institute
InventorsJaewon NAM, Young Kyun Cho, Yil Suk Yang
Estimating the term…
Disclosed is an analog-digital converter which includes a pre-amplifier configured to output a comparison result between a sampled analog input signal and a reference signal and to control a power supply operation in response to a power control signal; a digital signal processor configured to generate a digital signal based on the comparison result; a power controller configured to generate an amplifier operation clock signal for controlling the pre-amplifier; and a counter configured to count the number of falling edges of the amplifier operation clock signal and to detect a power interruption point of time of the pre-amplifier according to the counted falling edge number. The power controller generates the power control signal for interrupting a power to be supplied to the pre-amplifier when the power interruption point of time of the pre-amplifier is detected.
An analog-digital converter comprising:
A power saving method of an analog-digital converter comprising:
Dependencies are inferred from the claim text.