Semiconductor device
AssigneeElpida Memory, Inc.
InventorTomohiro KADOYA
Life of this patent
Estimating the term…
Loading patent…
AssigneeElpida Memory, Inc.
InventorTomohiro KADOYA
Estimating the term…
A method of forming a semiconductor device includes the following processes. A first semiconductor structure is formed, which extends upwardly in a direction perpendicular to a main surface from a surface of a semiconductor substrate. A first insulating film is formed which extends on a surface of the first semiconductor structure. A gate electrode is formed which extends on the first insulating film. The gate electrode has a top surface which is lower than a top surface of the first semiconductor structure. A liner film is formed, which may include, but is not limited to, first and second liner portions. The first liner portion covers the gate electrode. The second liner portion extends upwardly from the top surface of the gate electrode. The liner film includes nitrogen and oxygen.
A semiconductor device comprising:
A semiconductor device comprising:
A semiconductor device comprising:
Dependencies are inferred from the claim text.
Drawings are temporarily unavailable. Open the PDF at USPTO
From the US filing history. Foreign family members aren’t listed.
Backward citations are indexed for grants only.
Insulated-gate field-effect transistors [IGFET]: vertical IGFETs
Making the transistor: the transistor being at least partially in a trench in the substrate
DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells: the transistor being at least partially in a trench in the substrate
Of capacitors having no potential barriers: using deposition processes to form electrode extensions
Term end not estimated
1. Field of the Invention
The present invention relates to a method of forming a semiconductor device and a semiconductor device.
Priority is claimed on Japanese Patent Application No. 2009-253985, filed Nov. 5, 2009, the content of which is incorporated herein by reference.
The above features and advantages of the present invention will be more apparent from the following description of certain preferred embodiments taken in conjunction with the accompanying drawings, in which:
FIG. 1 is a fragmentary cross sectional elevation view illustrating a semiconductor substrate in a step involved in a method of forming a semiconductor device in accordance with a first embodiment of the present invention;
FIG. 2A is a fragmentary cross sectional elevation view illustrating a semiconductor substrate in a step, subsequent to the step of FIG. 1, involved in the method of forming the semiconductor device in accordance with the first embodiment of the present invention;
Before describing the present invention, the related art will be explained in detail, in order to facilitate the understanding of the present invention.
There has been caused the following problem in the process of forming a liner film between pillars of vertical MOS transistors and embedding the liner film in an interlayer insulating film composed of an SOD film.
First, a semiconductor substrate is patterned in a predetermined shape using a hard mask, and thus pillars for vertical MOS transistors are formed. At this time, it is preferable that the hard mask is formed of a silicon nitride film having anti-oxidation properties since the hard mask is exposed to an oxidation atmosphere in the process of forming an interlayer insulating film to be described later.