Back to results
US 2012/0267787 A1Published application
Wafer Level Chip Scale Package Method Using Clip Array
OwnerYuping Gonginventor
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
OwnerYuping Gonginventor
Estimating the term…
A method for wafer level chip scale package comprises providing a wafer with semiconductor chips formed thereon, forming a groove alongside each chip, providing a wafer size clip array with a plurality of clip contact areas each extending to a down set connecting bar, connecting the plurality of clip contact areas to a plurality of the electrodes disposed on a top surface of the chips with down set connecting bars disposed inside the grooves, encapsulating top of wafer in molding compound, thinning the bottom portion of the wafer and dicing the thin wafer into single chip packages. The chip has source and gate electrodes on a top surface connected to a first and second clip contact areas extending to a first a second down set connecting bars respectively, with the bottom surfaces of the down set connecting bars substantially coplanar to a drain electrode located at the chip bottom surface.
A method for wafer level chip scale package comprises:
A wafer level chip scale package comprises:
Dependencies are inferred from the claim text.