Printed Material Constrained By Well Structures And Devices Including Same
AssigneePalo Alto Research Center Incorporated
InventorsJurgen H. Daniel, Ana Claudia Arias
Life of this patent
Estimating the term…
Loading patent…
AssigneePalo Alto Research Center Incorporated
InventorsJurgen H. Daniel, Ana Claudia Arias
Estimating the term…
A first patterned contact layer, for example a gate electrode, is formed over an insulative substrate. Insulating and functional layers are formed at least over the first patterned contact layer. A second patterned contact layer, for example source/drain electrodes, is formed over the functional layer. Insulative material is then selectively deposited over at least a portion of the second patterned contact layer to form first and second wall structures such that at least a portion of the second patterned contact layer is exposed, the first and second wall structures defining a well therebetween. Electrically conductive or semiconductive material is deposited within the well, for example by jet-printing, such that the first and second wall structures confine the conductive or semiconductive material and prevent spreading and electrical shorting to adjacent devices. The conductive or semiconductive material is in electrical contact with the exposed portion of the second patterned contact layer to form, e.g., an operative transistor.
A method of forming an active electronic device comprising:
Dependencies are inferred from the claim text.