Method of post-mold grinding a semiconductor package
OwnerJames Yii Lee Kiong, Chong Hin Tan +3inventors
InventorsJames Yii Lee Kiong, Chong Hin Tan, Shivaram Sahadevan, Max Mah Boon Hooi, Tang Shiau Phing
Life of this patent
Estimating the term…
Loading patent…
OwnerJames Yii Lee Kiong, Chong Hin Tan +3inventors
InventorsJames Yii Lee Kiong, Chong Hin Tan, Shivaram Sahadevan, Max Mah Boon Hooi, Tang Shiau Phing
Estimating the term…
A method of grinding a molded semiconductor package to a desired ultra thin thickness without damage to the package is disclosed. Prior to grinding a molded package to a desired package thickness, the package may be protected from excessive mechanical stress generated during grinding by applying a protective tape to enclose interconnects formed on the package. This way, the protective tape provides support to the semiconductor package during package grinding involving the mold material as well as the die. In the post-grind package, the grinded die surface may be exposed and substantially flush with the mold material. The protective tape may then be removed to prepare the post-grind package for connection with an external device or PCB.
1-11. (canceled)
A flip-chip package comprising:
13-14. (canceled)
Dependencies are inferred from the claim text.