Method and apparatus for protection of an anti-fuse element in a high-voltage integrated circuit
AssigneePower Integrations, Inc.
InventorSujit Banerjee
Life of this patent
Estimating the term…
Loading patent…
AssigneePower Integrations, Inc.
InventorSujit Banerjee
Estimating the term…
A soft clamp semiconductor device for preventing inadvertent programming of an unselected anti-fuse (AF) element comprises a MOSFET which includes a first well region disposed in a substrate. Source and drain regions are disposed in the first well region, the drain region being electrically coupled to the first capacitive plate of the AF element and the source region being electrically coupled to a second capacitive plate of the AF element. An insulated gate is disposed over a channel area of the first well region that separates the drain and source regions. A gate capacitance of the MOSFET is substantially less than a capacitance of the unselected AF element such that when a programming voltage is applied to the first capacitive plate, a current flows through the MOSFET that charges the second capacitive plate, thereby reducing a voltage build-up across the unselected AF element.
A semiconductor device for protection of an anti-fuse (AF) element of a high-voltage integrated circuit (HVIC), the AF element having first and second capacitive plates, the semiconductor device comprising:
A soft clamp semiconductor device for preventing inadvertent programming of an unselected anti-fuse (AF) element of a high-voltage integrated circuit (HVIC), the unselected AF element having first and second capacitive plates, the soft clamp semiconductor device comprising:
A method for programming a selected anti-fuse (AF) element of a power integrated circuit (IC) device, comprising:
The method of claim 20 wherein the MOSFET has a gate capacitance substantially less than a capacitance of the unselected AF element.
Dependencies are inferred from the claim text.