Chip assembly having via interconnects joined by plating
AssigneeTessera Research LLC
InventorsVage Oganesian, Belgacem Haba, Ilyas Mohammed, Craig Mitchell, Piyush Savalia
Life of this patent
Estimating the term…
Loading patent…
AssigneeTessera Research LLC
InventorsVage Oganesian, Belgacem Haba, Ilyas Mohammed, Craig Mitchell, Piyush Savalia
Estimating the term…
An assembly and method of making same are provided. The assembly can be formed by juxtaposing a first electrically conductive element overlying a major surface of a first semiconductor element with an electrically conductive pad exposed at a front surface of a second semiconductor element. An opening can be formed extending through the conductive pad of the second semiconductor element and exposing a surface of the first conductive element. The opening may alternatively be formed extending through the first conductive element. A second electrically conductive element can be formed extending at least within the opening and electrically contacting the conductive pad and the first conductive element. A third semiconductor element can be positioned in a similar manner with respect to the second semiconductor element.
A method of forming a stacked microelectronic assembly comprising the steps of:
A method of forming a stacked microelectronic assembly comprising the steps of:
A method of forming a stacked microelectronic assembly comprising the steps of:
A method of forming a stacked microelectronic assembly comprising the steps of:
An assembly, comprising:
An assembly, comprising:
Dependencies are inferred from the claim text.